Part III - Digital IC design

[ Home ] [ Design WorkBook ] [ Contents ] [ Third party tutorials ] [ Books ] [ Glossary ] [ HowTo's ] [ FAQs ]

The third part of the WorkBook is dedicated to digital IC design…

• Getting started
  • Introduction
  • Tools overview
  • Reference documentation
  • Setting up the UNIX environment

• Cadence environment and setup files
  • Introduction
  • ….
  • ….

• Verilog/VHDL simulation
  • Introduction
  • Build your own Cadence Incisive documentation repository
  • Verilog/VHDL references and documentation
  • Verilog simulation tutorials
  • VHDL simulation tutorials
  • …

• Digital synthesis
  • Introduction
  • Getting started with Cadence RTL Compiler (RC)
  • Power Analysis
  • Verilog Digital synthesis tutorials
  • VHDL Digital synthesis tutorials
  • …

• Logic equivalence checking (LEC)
  • Introduction
  • Tools overview
  • Reference documentation
  • …

• Place and route (PNR)
  • Introduction
  • Tools overview
  • Reference documentation
  • Verilog Place and Route tutorials
  • VHDL Place and Route tutorials
  • Power Analysis
  • Importing gdsII in Virtuoso
  • …

• HowTo's

• FAQs

Last update: Luca Pacher - Sep 10, 2013