Verilog/VHDL simulation

[ Back to index ]

• Introduction
• Build your own Cadence Incisive documentation repository
• Verilog/VHDL references and documentation

Per Cadence Incisive invece la documentazione e' in

/usr/cadence/Incisive_10.20/doc/

cd ~/cadence/doc
mkdir Incisive_10.20
cd Incisive_10.20
find /usr/cadence/Incisive_10.20/doc -name '*.pdf' -exec ln -s {} . \;

I tutorial forniscono gia' il codice Verilog/VHDL, quindi uno puo' anche non saperlo!

Alcune referenze on-line sono:

• VHDL Tutorial: Learn by Example
• qua c'e' di tutto!
• VHDL from Wikipedia
• VHDL primer
• The VHDL Cookbook
• Verilog from Wikipedia
• Verilog tutorial
• Verilog on-line tutorial at University of Edinburgh
• Verilog on-line tutorial at University of Marylin
• The Verilog Golden Reference Guide
• Code examples

Last update: Serena Panati - Sep 19th, 2013