Differenze
Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.
Entrambe le parti precedenti la revisione Revisione precedente Prossima revisione | Revisione precedente | ||
vlsi:workbook:digital:hdlsim:vhdl_tutorials [23/11/2013 22:21] panati |
vlsi:workbook:digital:hdlsim:vhdl_tutorials [24/11/2013 20:38] (versione attuale) panati |
||
---|---|---|---|
Linea 1: | Linea 1: | ||
- | ===== VHDL simulation examples ===== | + | ===== VHDL simulation tutorials===== |
+ | |||
+ | |||
+ | ---- | ||
==== A simple Shift Register ==== | ==== A simple Shift Register ==== | ||
Linea 355: | Linea 358: | ||
=== Files hdl.var e cds.lib === | === Files hdl.var e cds.lib === | ||
- | FIXME | + | The first time the simulation is done, two files are created automatically in the ''netlist_in'' folder: |
+ | |||
+ | * **cds.lib** | ||
+ | * **hdl.var** | ||
+ | |||
+ | containing some information about the libraries for the simulation. | ||
+ | |||
+ | If we are using a choosen technology, in order not to have problems with the post-synthesis simulation, we can add in these files the paths of our technology libraries. | ||
+ | |||
+ | In this example, we are using Tower Jazz 180 nm technology (if you are using another technology, please ask your supervisor what path you need). | ||
+ | |||
+ | So, after the first simulation we have, i.e., in ''cds.lib'': | ||
+ | |||
+ | <code> | ||
+ | define worklib /export/elt78xl/disk0/users/panati/projects/shiftregister/ | ||
+ | syn_shiftregister/netlist_in/INCA_libs/worklib | ||
+ | include $CDS_INST_DIR/tools/inca/files/cds.lib | ||
+ | </code> | ||
+ | |||
+ | and in ''hdl.var'': | ||
+ | |||
+ | <code> | ||
+ | define WORK worklib | ||
+ | include $CDS_INST_DIR/tools/inca/files/hdl.var | ||
+ | </code> | ||
+ | |||
+ | Then, we can change __only the ''cds.lib''__ in this way: | ||
+ | |||
+ | <code> | ||
+ | define worklib /export/elt78xl/disk0/users/panati/projects/shiftregister | ||
+ | /syn_shiftregister/netlist_in/INCA_libs/worklib | ||
+ | include $CDS_INST_DIR/tools/inca/files/cds.lib | ||
+ | DEFINE tsl18fs120_lib /usr/tj_lib/TS18IS_SC/tsl18fs120/verilog/tsl18fs120_lib | ||
+ | </code> | ||
=== SimVision Tip&Tricks === | === SimVision Tip&Tricks === | ||
- | == Stampa della waverform == | ||
+ | == Print the waveforms == | ||
It is possible to export the waveforms in .pdf or .ps format (color or black and white), just open File → Print Window. | It is possible to export the waveforms in .pdf or .ps format (color or black and white), just open File → Print Window. | ||
Linea 386: | Linea 423: | ||
Default for the standard logic vectors: exadecimal. | Default for the standard logic vectors: exadecimal. | ||
- | == Tracer == | + | == Schematic Tracer == |
By selecting some or all signals and by clicking on the button ''Schematic Tracer'' (the button with some little black wired boxes) it is possibile to have a useful tracer. | By selecting some or all signals and by clicking on the button ''Schematic Tracer'' (the button with some little black wired boxes) it is possibile to have a useful tracer. | ||
Linea 392: | Linea 429: | ||
{{ :vlsi:workbook:digital:tracer.png?600 }} | {{ :vlsi:workbook:digital:tracer.png?600 }} | ||
+ | --- | ||
+ | Last Update: [[panati@to.infn.it|Serena Panati]] Nov 24st 2013 // | ||
+ | |||
+ | ~~NOTOC~~ |