Differenze

Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.

Link a questa pagina di confronto

Entrambe le parti precedenti la revisione Revisione precedente
Prossima revisione 		Revisione precedente
vlsi:workbook2:sdc [05/06/2014 17:58]
pacher 		vlsi:workbook2:sdc [05/06/2014 23:45] (versione attuale)
pacher
Linea 6: Linea 6:
  
  
 +
 +Reference documentation from Synopsys:
  
 //Synopsys Timing Constraints and Optimization User Guide// ​ (''​tcoug.pdf''​) \\ //Synopsys Timing Constraints and Optimization User Guide// ​ (''​tcoug.pdf''​) \\
Linea 11: Linea 13:
  
 [[http://​www.synopsys.com/​Community/​Interoperability/​Pages/​TapinSDC.aspx]] [[http://​www.synopsys.com/​Community/​Interoperability/​Pages/​TapinSDC.aspx]]
 +
 +
 +
 +Documentation from Cadence:
 +
 +//Setting Constraints and Performing Timing Analysis Using Encounter RTL Compiler// (''​rc_ta.pdf''​) \\
 +''<​install dir>/​doc/​rc_ta/​rc_ta.pdf''​
 +
 +
 +
 +Useful external links:
  
 [[http://​www.vlsi-expert.com/​2011/​02/​synopsys-design-constraints-sdc-basics.html]] [[http://​www.vlsi-expert.com/​2011/​02/​synopsys-design-constraints-sdc-basics.html]]