vlsi/workbook/digital/syn/tmp
[ Back ]
RTL Compiler basic commands
UNIX environment setup:
source /usr/local/config/cds_config/CdsRC_122.rc
Basic usage:
rc [-bg] [-dft] [-ctos] [-cmdfile <string>] [-del_scale 10] [-display <display>] [-E] [-execute <string>] [-files <string>] [-lsf_cpus <integer>] [-lsf_queue <string>] [-gui] [-logfile <string>] [-N <integer>] [-no_custom] [-nogui] [-overwrite] [-post <string>] [-queue] [-wait <integer>] [-rcl] [-rcp] [-use_license <string>] [-vdi] [-vdi_xl] [-version]
For a description of various options and switches use -help
,
rc -help
Log files optional switches (defaults are rc.log
and rc.cmd
created in the same directory where you launch rc
)
mkdir log rc [-logfile ./log/rc.log] [-cmdfile ./log/rc.cmd]
Useful alias that can be added to your ~/.cshrc
alias rc 'rc -logfile ./log/rc.log -cmdfile ./log/rc.cmd'
RTL Compiler initialization file (if exists)
~/.cadence/.synth_init
An empty initialization file just prevent RTL Compiler to show you feedback-related startup messages,
touch ~/.cadence/.synth_init
To list all RC available commads use:
rc:/> help
Command types:
- analysis commands
- ChipWare commands
- constraints commands
- customization commands
- design manipulation commands
- design for test (DFT) commands
- GUI commands
- general commands (e.g. UNIX-like commands
lls
,lpwd
etc.) - input/output commands
- low-power commands
- multiple supply voltage commands
- navigation commands
- physical commands
- read/write structured data-path (SDP) files commands
- synthesis commands (e.g.
elaborate
,synthesize
)
Automatically generate TCL tempalte control scripts:
rc:/> write_template [options] -outfile <filename>
rc:/> help write_template
Full template:
rc:/> write_template -outfile template_full.tcl -full
Note
The RTL Compiler command prompt understands TCL commands!
rc:/> puts "Hello world!" Hello world!
No help available for native TCL commands,
rc:/> help source No matching commands found
Minimal working control script
set_attribute library /path/to/technology/library/libName.lib read_hdl -v2001 /path/to/design.v elaborate synthesize -to_generic synthesize -to_map write_hdl