Differenze
Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.
| Entrambe le parti precedenti la revisione Revisione precedente Prossima revisione | Revisione precedente Prossima revisione Entrambe le parti successive la revisione | ||
|
vlsi:workbook:digital [24/11/2013 01:07] panati |
vlsi:workbook:digital [06/12/2013 18:01] pacher |
||
|---|---|---|---|
| Linea 3: | Linea 3: | ||
| [ __[[vlsi:home|Home]]__ ] | [ __[[vlsi:home|Home]]__ ] | ||
| + | [ __[[vlsi:workbook|Back]]__ ] | ||
| [ __[[vlsi:workbook|Design WorkBook]]__ ] | [ __[[vlsi:workbook|Design WorkBook]]__ ] | ||
| [ __[[vlsi:workbook:digital#contents|Contents]]__ ] | [ __[[vlsi:workbook:digital#contents|Contents]]__ ] | ||
| Linea 13: | Linea 14: | ||
| \\ | \\ | ||
| The third part of the WorkBook is dedicated to **digital IC design**... | The third part of the WorkBook is dedicated to **digital IC design**... | ||
| + | |||
| + | |||
| + | |||
| == Contents == | == Contents == | ||
| Linea 54: | Linea 58: | ||
| * Tools overview | * Tools overview | ||
| * Reference documentation | * Reference documentation | ||
| - | * [[vlsi:private:workbook:digital:pnr:tutorials|Place and route tutorials]] | + | * [[vlsi:private:workbook:digital:pnr:tutorials:verilog_pnr_tutorials|Verilog Place and Route tutorials]] |
| + | * [[vlsi:private:workbook:digital:pnr:tutorials:VHDL_pnr_tutorials|VHDL Place and Route tutorials]] | ||
| * [[vlsi:workbook:digital:pnr:power|Power Analysis]] | * [[vlsi:workbook:digital:pnr:power|Power Analysis]] | ||
| - | * [[vlsi:workbook:digital:pnr:gdsII|Importing gdsII in Virtuoso]] | + | * [[vlsi:private:workbook:digital:pnr:gdsII|Importing gdsII in Virtuoso]] |
| * ... | * ... | ||