Differenze

Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.

--- vlsi:workbook:digital:tmp [18/03/2014 20:58]
pacher
+++ vlsi:workbook:digital:tmp [23/05/2014 09:43] (versione attuale)
pacher
@@ Linea 2: / Linea 2: @@
 ====== vlsi/workbook/digital/tmp ======
+[ __[[vlsi:workbook:digital|Back]]__ ]
+====== Cadence Incisive Verification Platform ======
+[[http://www.europractice.stfc.ac.uk/software/cadence_packages.html]]
+Complete tutorial from the Altera application note //Using Cadence NC Tools in a Quartus II Design Flow// \\
+[[http://www.altera.co.jp/literature/an/an197.pdf]]
+Latest packege installed: INCISIV **13.10**
+[[http://rhlug.pileus.org/wiki/Cadence_IUS]] (uses a MakeFile !!!)  \\
+ncverilog tutorials: \\
+[[http://mayzhao.wordpress.com/2010/07/15/ncverilog/]]
+[[http://hdfpga.blogspot.it/2011/03/nc-verilog-simulator-tutorial.html]] \\
+How to run simulations with ''irun'' : \\
+[[http://www.cadence.com/Community/blogs/fv/archive/2008/12/17/demo-irun-the-way-to-run-simulations.aspx?postID=13471]]
@@ Linea 28: / Linea 52: @@
    * [[http://soc.eurecom.fr/EDC/cadence_rc_quick_start/]]
    * [[http://www.ece.virginia.edu/~mrs8n/cadence/Synthesis_Tutorial/rc_tutorial.html]]
-   * [[http://eceecolorado.edu/~ecen5837/cadence/RTL_synthesis.html]]
+   * [[http://ecee[DOT]colorado.edu/~ecen5837/cadence/RTL_synthesis.html]]
    * [[http://www.siue.edu/~gengel/ece484LabMaterial/RTLsynthesisTut.pdf]]
    * [[http://eeweb.poly.edu/labs/nanovlsi/tutorials/soctutorials/Tutorial_RC.html]]
+   * [[www3.nd.edu/~cse/2013fa/60462/Public/Exercises/H7_CadenceEncounter_QuickGuide.pdf‎]]
 ====== Cadence EDI (Encounter Digital Implementation) ======