Differenze
Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.
| Entrambe le parti precedenti la revisione Revisione precedente Prossima revisione | Revisione precedente | ||
|
vlsi:workbook:analog [07/01/2014 14:53] pacher |
vlsi:workbook:analog [07/05/2014 21:53] (versione attuale) pacher |
||
|---|---|---|---|
| Linea 24: | Linea 24: | ||
| references will be included in the tutorials description. As a matter of fact we mention | references will be included in the tutorials description. As a matter of fact we mention | ||
| a few very standard layers (e.g. M1 and M2 metal layers) which are common to all technologies. | a few very standard layers (e.g. M1 and M2 metal layers) which are common to all technologies. | ||
| + | |||
| + | Layout examples with the **[[http://www.layouteditor.net/|LayoutEditor]]** open source software | ||
| extract a simple **sandwitch metal-to-metal capacitor**, which is another technology-independent example | extract a simple **sandwitch metal-to-metal capacitor**, which is another technology-independent example | ||
| + | To get started with SPICE you can refere to __[[vlsi:workbook:analog:ltspice|LTspice pages]]__ | ||
| A collection of questions abaout analog design with Cadence has been collected in form of | A collection of questions abaout analog design with Cadence has been collected in form of | ||
| Linea 42: | Linea 45: | ||
| * Running Cadence Virtuoso | * Running Cadence Virtuoso | ||
| * Quitting the session | * Quitting the session | ||
| + | |||
| + | * **[[vlsi:workbook:analog:infrastructure|Analog design infrastructure]]** | ||
| + | * Introduction | ||
| + | * Technology files, libraries, LEF/DEF etc. | ||
| * **[[vlsi:workbook:analog:hierarchy|Design hierarchy]]** | * **[[vlsi:workbook:analog:hierarchy|Design hierarchy]]** | ||
| Linea 82: | Linea 89: | ||
| * Tutorial 6 - ... | * Tutorial 6 - ... | ||
| * [[vlsi:analog_schematic_tutorials#third_party_video_tutorials|Third party video tutorials]] | * [[vlsi:analog_schematic_tutorials#third_party_video_tutorials|Third party video tutorials]] | ||
| + | |||
| + | * **[[vlsi:workbook:analog:schemref|Schematic-entry references]]** | ||
| + | * Introduction | ||
| + | * .... | ||
| + | * Iterated instances (vectors) | ||
| + | * ... | ||
| + | * ... | ||
| * **[[vlsi:workbook:analog:simref|Simulation references]]** | * **[[vlsi:workbook:analog:simref|Simulation references]]** | ||
| Linea 113: | Linea 127: | ||
| * **[[vlsi:workbook:analog:doc|Include documentation in your designs]]** | * **[[vlsi:workbook:analog:doc|Include documentation in your designs]]** | ||
| - | * Introduction | + | * Introduction |
| - | * Text cell views | + | * Add notes and comments to schematics |
| + | * Creating text cell views | ||
| * Include documentation in ADE XL | * Include documentation in ADE XL | ||
| * Datasheets generation | * Datasheets generation | ||
| * ... | * ... | ||
| - | + | * **[[vlsi:workbook:analog:ocean|Running simulations using OCEAN]]** | |
| - | + | ||
| - | * **[[vlsi:workbook:analog:veriloga|Creating analog behavioral models with Verilog-A]]** | + | |
| * Introduction | * Introduction | ||
| - | * Reference documentation | + | * Reference documentation |
| * ... | * ... | ||
| * ... | * ... | ||
| - | * **[[vlsi:workbook:analog:ocean|Running simulations using OCEAN]]** | + | * **[[vlsi:workbook:mixed|Introduction to Mixed-Signal simulation with Cadence tools]]** |
| * Introduction | * Introduction | ||
| - | * Reference documentation | ||
| - | * ... | ||
| * ... | * ... | ||
| + | * ... | ||
| + | |||
| * **[[vlsi:workbook:analog:layout:intro|Layout (an introduction)]]** | * **[[vlsi:workbook:analog:layout:intro|Layout (an introduction)]]** | ||
| Linea 172: | Linea 185: | ||
| * Differential pair | * Differential pair | ||
| * Ring oscillator | * Ring oscillator | ||
| - | |||
| - | * **[[vlsi:workbook:analog:layout:verification|Physical verification]]** | ||
| - | * Introduction | ||
| - | * Tools overview | ||
| - | * Design rules | ||
| - | * Design Rule Check (DRC) | ||
| - | * Electrical Rule Check (ERC) | ||
| - | * Layout-versus-Schematic (LVS) | ||
| - | |||
| - | * **[[vlsi:workbook:analog:layout:assura|Assura tutorial]]** | ||
| - | * Introduction | ||
| - | * Documentation | ||
| - | * Environment setup | ||
| - | * Assura DRC | ||
| - | * Assura LVS | ||
| - | * Assura QRC | ||
| - | |||
| - | * **[[vlsi:workbook:analog:layout:calibre|Calibre tutorial]]** | ||
| - | * Introduction | ||
| - | * Documentation | ||
| - | * Environment setup | ||
| - | * Calibre DRC | ||
| - | * Calibre LVS | ||
| - | * Calibre CRX | ||
| * **[[vlsi:workbook:analog:layout:pex|Post-Layout simulations]]** | * **[[vlsi:workbook:analog:layout:pex|Post-Layout simulations]]** | ||
| Linea 201: | Linea 190: | ||
| * Parasitic extraction | * Parasitic extraction | ||
| * Simulation of the extracted netlist | * Simulation of the extracted netlist | ||
| + | |||
| + | * **[[vlsi:workbook:analog:layout:tutorials:capacitor|Full example: a parallel-plates capacitor]]** | ||
| * **[[vlsi:workbook:analog:howtos|HowTo's]]** | * **[[vlsi:workbook:analog:howtos|HowTo's]]** | ||