Differenze

Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.

Link a questa pagina di confronto

Entrambe le parti precedenti la revisione Revisione precedente
Prossima revisione 		Revisione precedente
vlsi:workbook:mixed [06/04/2014 23:38]
pacher 		vlsi:workbook:mixed [14/10/2014 19:55] (versione attuale)
pacher
Linea 1: Linea 1:
 {{ :​vlsi:​workinprogress.png?​100}} {{ :​vlsi:​workinprogress.png?​100}}
-====== Introduction to mixed-signal IC design ======+====== ​Part IV - Introduction to mixed-signal IC design ======
  
 [ __[[vlsi:​home|Home]]__ ] [ __[[vlsi:​home|Home]]__ ]
Linea 28: Linea 28:
 [[http://​en.wikipedia.org/​wiki/​Mixed-signal_integrated_circuit]] [[http://​en.wikipedia.org/​wiki/​Mixed-signal_integrated_circuit]]
  
 +[[http://​www.cems.uvm.edu/​~txia/​cadence.htm]]
 +
 +[[http://​jcatsc.com/​pages/​courses/​ee536a.php]]
 +
 +[[http://​www2.ece.ohio-state.edu/​~bibyk/​ece822/​MSDK_July_2003.pdf‎]] \\
 +[[http://​www2.ece.ohio-state.edu/​~bibyk/​ee720/​ee720.htm]] ​          \\
 +[[http://​www2.ece.ohio-state.edu/​~bibyk/​ece822/​ece822.htm]]
  
-[[http://​www2.ece.ohio-state.edu/​~bibyk/​ece822]] 
  
  
Linea 35: Linea 41:
  
  
-Training ​references:+EUROPRACTICE training ​references: 
 + 
 +   * //​[[http://​www.europractice.stfc.ac.uk/​training/​|Introduction to Analogue and Mixed Signal IC Design]]//​ 
 +   * //​[[http://​www.msc.stfc.ac.uk/​msc/​Training_Courses/​|Mixed Signal IC Design and Implementation]]//​ 
 + 
 + 
 + 
 + 
 + 
 +Design infrastructure:​ Verilog-A HDL, AMS simulator, config view, INCISIVE package 
 + 
 + 
 +====== Creating analog behavioral models with Verilog-A ====== 
 + 
 + 
 + 
 + 
 +===== Reference documentation ===== 
 + 
 +===== Tutorials =====   
 + 
 +un tutorial [[ http://​asic.co.in/​Index_files/​tutorials/​verilog_a_tutorial_p1.htm | here ]] 
 + 
 +un altro [[ http://​www.ee.siue.edu/​~jwade/​tutorial/​cadence_mixed-signal/​ams_tutorial.html | here ]] 
 +