Differenze
Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.
Entrambe le parti precedenti la revisione Revisione precedente Prossima revisione | Revisione precedente Prossima revisione Entrambe le parti successive la revisione | ||
vlsi:resources:vhdl [05/06/2014 22:44] pacher |
vlsi:resources:vhdl [05/06/2014 22:53] pacher |
||
---|---|---|---|
Linea 30: | Linea 30: | ||
* C.H. Roth, //Digital Systems Design Using VHDL// [x] | * C.H. Roth, //Digital Systems Design Using VHDL// [x] | ||
* K.C. Chang, //Digital Systems Design With VHDL and Synthesis// [x] | * K.C. Chang, //Digital Systems Design With VHDL and Synthesis// [x] | ||
+ | * B. Mealy and F. Tappero, //Free Range VHDL// [[http://www.freerangefactory.org/]] | ||
* S. Brown, Z. Vranesic, //Fundamentals of Digital Logic With VHDL Design// [x] | * S. Brown, Z. Vranesic, //Fundamentals of Digital Logic With VHDL Design// [x] | ||
* P.P. Chu, //RTL Hardware Design Using VHDL// [x] | * P.P. Chu, //RTL Hardware Design Using VHDL// [x] | ||
+ | * F. Vahid and R. Lysecky 2007, //VHDL for Digital Design// | ||
* HARDI Electronics publisher, //VHDL Handbook// [x] | * HARDI Electronics publisher, //VHDL Handbook// [x] | ||
Linea 37: | Linea 39: | ||
====== Self training and courses (free!) ====== | ====== Self training and courses (free!) ====== | ||
+ | //VHDL Tutorial: Learn by Example// (by by W. Zhang, July 2001) \\ | ||
+ | [[http://esd.cs.ucr.edu/labs/tutorial/]] | ||