Differenze
Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.
Entrambe le parti precedenti la revisione Revisione precedente Prossima revisione | Revisione precedente Prossima revisione Entrambe le parti successive la revisione | ||
vlsi:personalpages:mazza [10/11/2013 12:14] pacher |
vlsi:personalpages:mazza [15/12/2014 02:29] pacher |
||
---|---|---|---|
Linea 3: | Linea 3: | ||
[ __[[elettronica:home|Home]]__ ] | [ __[[elettronica:home|Home]]__ ] | ||
[ __[[vlsi:private:personalpages:mazza|Private]]__ ] | [ __[[vlsi:private:personalpages:mazza|Private]]__ ] | ||
- | [ __[[...]]__ ] | ||
====== Personal data ====== | ====== Personal data ====== | ||
Linea 24: | Linea 23: | ||
====== Current position ====== | ====== Current position ====== | ||
- | * INFN technician | + | * INFN //tecnologo// |
* Electronics Service manager | * Electronics Service manager | ||
* VLSI design laboratory coordinator and system administrator | * VLSI design laboratory coordinator and system administrator | ||
- | * EUROPRACTICE site representative | + | * EUROPRACTICE fabrication/software service provider site representative |
* foundry access and IC submission supervisor | * foundry access and IC submission supervisor | ||
* member of the ALICE experiment at CERN | * member of the ALICE experiment at CERN | ||
Linea 39: | Linea 38: | ||
* [[http://personalpages.to.infn.it/~mazza/about.html]] | * [[http://personalpages.to.infn.it/~mazza/about.html]] | ||
* [[http://it.linkedin.com/pub/giovanni-mazza/24/6a1/2a3|LinkedId (IT)]] | * [[http://it.linkedin.com/pub/giovanni-mazza/24/6a1/2a3|LinkedId (IT)]] | ||
+ | |||
+ | |||
+ | \\ | ||
+ | **1995 -**\\ | ||
+ | INFN technician (tecnologo), Section of Turin | ||
+ | |||
+ | |||
+ | \\ | ||
+ | **1995**\\ | ||
+ | Ing. degree in Electronics Engineering, Politecnico di Torino | ||
+ | |||
+ | |||
+ | \\ | ||
+ | **1993** \\ | ||
+ | Dr. Ing. degree in Electronics Engineering, Politecnico di Torino | ||
====== Skills and interests ====== | ====== Skills and interests ====== | ||
Linea 46: | Linea 60: | ||
* EDA tools installation and maintenance | * EDA tools installation and maintenance | ||
* foundry access, design kit installation and maintenance | * foundry access, design kit installation and maintenance | ||
+ | * license management | ||
* IC signoff and submission | * IC signoff and submission | ||
* VHDL and Verilog digital design | * VHDL and Verilog digital design | ||
Linea 65: | Linea 80: | ||
... | ... | ||
+ | |||
+ | |||
+ | \\ | ||
+ | \\ | ||
+ | [[http://www.nss-mic.org/| | ||
+ | 2008 IEEE Nuclear Science Symposium and Medical Imaging Conference, Dresden, Germany, | ||
+ | October 19-25, 2008]] \\ | ||
+ | Talk: //A Silicon Pixel Readout ASIC in CMOS 0.13 μm for the PANDA MVD// | ||
+ | |||
+ | |||
+ | |||
+ | |||
+ | \\ | ||
+ | [[http://lhc-electronics-workshop.web.cern.ch/lhc-electronics-workshop/krakow.htm| | ||
+ | LEB 2000, Krakow, Poland, September 11-15, 2000]] \\ | ||
+ | Talk: //Test Results of the ALICE SDD Electronic Readout Prototypes// | ||