Differenze

Queste sono le differenze tra la revisione selezionata e la versione attuale della pagina.

--- vlsi:analog_simref [01/05/2013 15:54]
pacher
+++ vlsi:analog_simref [22/08/2013 19:55]
pacher cancellata
@@ Linea 15: / Linea 15: @@
    * [[vlsi:analog_simref#ADE_simulation_options|ADE simulation options]]
    * [[vlsi:analog_simref#node_impedance_simulation|Node impedance simulation]]
+   * [[vlsi:analog_simref#pwl_voltage_and_current_sources|PWL voltage and current sources]]
+   * [[vlsi:analog_simref#noise_analyses|Noise analyses]]
@@ Linea 136: / Linea 138: @@
 A detailed Wiki page about this topic has been created, see
 __[[vlsi:analog_impedance_sim|here]]__.
+===== PWL voltage and current sources =====
+piecewise linear (PWL)
+Vpwl (piece-wise linear) to be used in **transient simulations**.
+Values can be also specified into a plain text file and then using
+a **Vpwlf** voltage source, which takes file values and convert them
+to a standard **Vpwl** source.
+**analogLib => Sources => Independent => Vpwlf**
+The syntax is a column of time values and a column of voltage or current values,
+<code>
+t0   vo
+t1   v1
+t2   v2
+...  ...
+</code>
+Specify the **full path to the file** or copy it in the same directory of the netlist
+<code>
+cd ~/scratch/<tech_dir>/data
+mkdir vpwlf
+</code>
+Notare che posso anche passare il nome del file ad ADE come variabile, usare
+<code>
+pPar("filename")
+</code>
+nel CDF parameter dell'istanza.
+[[http://www.cadence.com/Community/forums/t/23078.aspx]]
+===== Noise analyses =====
+Both standard AC noise analysis and transient noise analysis. Click [[vlsi:analog_noise_sim|here]].
 ====== ======