

Analog Front-end Design in Deep Sub-micron CMOS Technology for Timing application in Pixel detectors

Lorenzo Piccolo

Università degli studi di Torino

13.04.2018, Presentazione Tesi






- 1 TIMESPOT
- 2 The Studied Front-end design
- 3 Simulations Results
- 4 Conclusions and Future Developments




- 1 TIMESPOT
- 2 The Studied Front-end design
- 3 Simulations Results
- 4 Conclusions and Future Developments




100 pile-up events of a pp 13 TeV collision recorded by CMS on 14 Oct 2016

- Measure rare events \rightarrow peak luminosity increase ($\sim 7 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$)
- Pile-up events per bunch crossing increases from 27 to 200 \rightarrow **loss in tracking efficiency**
- Detectors **radiation hardness** must be up to $10^{17} \text{ MeV/cm}^2 n_{eq}$
- HL-LHC will be operative by the end of 2025




100 pile-up events of a pp 13 TeV collision recorded by CMS on 14 Oct 2016

- Measure rare events \rightarrow peak luminosity increase ($\sim 7 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$)
- Pile-up events per bunch crossing increases from 27 to 200 \rightarrow **loss in tracking efficiency**
- Detectors **radiation hardness** must be up to $10^{17} \text{ MeV/cm}^2 n_{eq}$
- HL-LHC will be operative by the end of 2025




100 pile-up events of a pp 13 TeV collision recorded by CMS on 14 Oct 2016

- Measure rare events \rightarrow peak luminosity increase ($\sim 7 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$)
- Pile-up events per bunch crossing increases from 27 to 200 \rightarrow **loss in tracking efficiency**
- Detectors **radiation hardness** must be up to $10^{17} \text{ MeV/cm}^2 n_{eq}$
- HL-LHC will be operative by the end of 2025




100 pile-up events of a pp 13 TeV collision recorded by CMS on 14 Oct 2016


- Measure rare events \rightarrow peak luminosity increase ($\sim 7 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$)
- Pile-up events per bunch crossing increases from 27 to 200 \rightarrow **loss in tracking efficiency**
- Detectors **radiation hardness** must be up to $10^{17} \text{ MeV/cm}^2 n_{eq}$
- HL-LHC will be operative by the end of 2025




- TIMESPOT: R&D a **4D Tracking** Detector Prototype
- Requirements:
 - Pixel pitch $(55 \times 55)\mu m$
 - Time resolution on single hit $< 100ps$
 - Radiation resistance: 10^{16} to $10^{17} n_{eq}/cm^2$
- System level solution \rightarrow sensor, **front-end electronics** and tracking logic
- 10 INFN research unit involved






- TIMESPOT: R&D a **4D Tracking** Detector Prototype
- Requirements:
 - Pixel pitch $(55 \times 55)\mu m$
 - Time resolution on single hit $< 100ps$
 - Radiation resistance: 10^{16} to $10^{17} n_{eq}/cm^2$
- System level solution \rightarrow sensor, **front-end electronics** and tracking logic
- 10 INFN research unit involved






- TIMESPOT: R&D a **4D Tracking** Detector Prototype
- Requirements:
 - Pixel pitch $(55 \times 55)\mu m$
 - Time resolution on single hit $< 100ps$
 - Radiation resistance: 10^{16} to $10^{17} n_{eq}/cm^2$
- System level solution \rightarrow sensor, **front-end electronics** and tracking logic
- 10 INFN research unit involved






- TIMESPOT: R&D a **4D Tracking** Detector Prototype
- Requirements:
 - Pixel pitch $(55 \times 55)\mu m$
 - Time resolution on single hit $< 100ps$
 - Radiation resistance: 10^{16} to $10^{17} n_{eq}/cm^2$
- System level solution \rightarrow sensor, **front-end electronics** and tracking logic
- 10 INFN research unit involved





- Shorter inter-electrodes distance
 - **Fast** current signals
 - Intrinsic **radiation hardness**
- Two variants explored: Silicon (Università di Trento) and Diamond (INFN Perugia) based
- Geometry impacts timing and electrical characteristics → interplay with electronics design





- Shorter inter-electrodes distance
 - **Fast** current signals
 - Intrinsic **radiation hardness**
- Two variants explored: Silicon (Università di Trento) and Diamond (INFN Perugia) based
- Geometry impacts timing and electrical characteristics → interplay with electronics design





- Shorter inter-electrodes distance
 - **Fast** current signals
 - Intrinsic **radiation hardness**
- Two variants explored: Silicon (Università di Trento) and Diamond (INFN Perugia) based
- Geometry impacts timing and electrical characteristics → interplay with electronics design





- Binary FE with Timing $\rightarrow < 100ps$ TDC
- High signal-rate \rightarrow per-Pixel timing measurement
- Pixel FE requirements \rightarrow low-noise, compact, low-power, rad-hard
- A novel 28 nm CMOS process node is selected




- Binary FE with Timing $\rightarrow < 100ps$ TDC
- High signal-rate \rightarrow **per-Pixel timing** measurement
- Pixel FE requirements \rightarrow low-noise, compact, low-power, rad-hard
- A novel **28 nm CMOS** process node is selected




- Binary FE with Timing $\rightarrow < 100ps$ TDC
- High signal-rate \rightarrow **per-Pixel timing** measurement
- Pixel FE requirements \rightarrow low-noise, compact, low-power, rad-hard
- A novel **28 nm CMOS** process node is selected




- Binary FE with Timing $\rightarrow < 100ps$ TDC
- High signal-rate \rightarrow **per-Pixel timing** measurement
- Pixel FE requirements \rightarrow low-noise, compact, low-power, rad-hard
- A novel **28 nm CMOS** process node is selected



PMOS with Si-Ge channel,
HK dielectric and metal
gate




concept of PSM




regular fabrics


- **Novel technology** in the radiation detectors filed
- More compact and power efficient → new integration possibilities
- **New materials**
- New lithography technique based on **interference masks** → **regular fabrics**
- interconnections doesn't scale properly → more parasitic effects
→ careful layout design
- reduced power supply voltage → **less headroom for analog circuits**



PMOS with Si-Ge channel,
HK dielectric and metal
gate




concept of PSM




regular fabrics


- **Novel technology** in the radiation detectors filed
- More compact and power efficient → new integration possibilities
- **New materials**
- New lithography technique based on **interference masks** → **regular fabrics**
- interconnections doesn't scale properly → more parasitic effects
→ careful layout design
- reduced power supply voltage → **less headroom for analog circuits**



PMOS with Si-Ge channel,
HK dielectric and metal
gate




concept of PSM




regular fabrics


- **Novel technology** in the radiation detectors filed
- More compact and power efficient → new integration possibilities
- **New materials**
- New lithography technique based on **interference masks** → **regular fabrics**
- interconnections doesn't scale properly → more parasitic effects
→ careful layout design
- reduced power supply voltage → **less headroom for analog circuits**



PMOS with Si-Ge channel,
HK dielectric and metal
gate




concept of PSM




regular fabrics


- **Novel technology** in the radiation detectors filed
- More compact and power efficient → new integration possibilities
- **New materials**
- New lithography technique based on **interference masks** → **regular fabrics**
- interconnections doesn't scale properly → more parasitic effects
→ careful layout design
- reduced power supply voltage → **less headroom for analog circuits**



PMOS with Si-Ge channel,
HK dielectric and metal
gate




concept of PSM




regular fabrics


- **Novel technology** in the radiation detectors filed
- More compact and power efficient → new integration possibilities
- **New materials**
- New lithography technique based on **interference masks** → **regular fabrics**
- interconnections doesn't scale properly → more parasitic effects
→ careful layout design
- reduced power supply voltage → **less headroom for analog circuits**



PMOS with Si-Ge channel,
HK dielectric and metal
gate



concept of PSM




regular fabrics


- **Novel technology** in the radiation detectors filed
- More compact and power efficient → new integration possibilities
- **New materials**
- New lithography technique based on **interference masks** → **regular fabrics**
- interconnections doesn't scale properly → more parasitic effects
→ careful layout design
- reduced power supply voltage → **less headroom for analog circuits**




- 1 TIMESPOT
- 2 The Studied Front-end design
- 3 Simulations Results
- 4 Conclusions and Future Developments




- Sensor modelled with parameters extracted from simulations
- Input amplifier: **Charge Sensitive Amplifier** with DC current compensation and DC voltage setting
- Discriminator: **Leading Edge Discriminator** with offset compensation
- **Two versions**: preliminary 65 nm one and 28 nm target one (currently CSA only)




- Sensor modelled with parameters extracted from simulations
- Input amplifier: **Charge Sensitive Amplifier** with DC current compensation and DC voltage setting
- Discriminator: **Leading Edge Discriminator** with offset compensation
- **Two versions**: preliminary 65 nm one and 28 nm target one (currently CSA only)




- Sensor modelled with parameters extracted from simulations
- Input amplifier: **Charge Sensitive Amplifier** with DC current compensation and DC voltage setting
- Discriminator: **Leading Edge Discriminator** with offset compensation
- **Two versions**: preliminary 65 nm one and 28 nm target one (currently CSA only)



- Sensor modelled with parameters extracted from simulations
- Input amplifier: **Charge Sensitive Amplifier** with DC current compensation and DC voltage setting
- Discriminator: **Leading Edge Discriminator** with offset compensation
- **Two versions**: preliminary 65 nm one and 28 nm target one (currently CSA only)



Input current pulse **Amplifier output** **Discriminator output**




	G_c [$\frac{mV}{fC}$]	T_{pk} [ns]
65 nm	107	16.3
28 nm	121	9.5

- **CSA:**

- Output **voltage amplitude** \propto input charge
- Constant peaking and falling times \rightarrow **good timing performance**
- **Low noise**

- **Krummenacher Filter:**

- Active feedback path \rightarrow pulse shape
- **DC current compensation** \rightarrow input leakage current
- DC voltage setting \rightarrow full range exploitation
- **50 nA** total current \rightarrow small power consumption impact




	G_c [$\frac{mV}{fC}$]	T_{pk} [ns]
65 nm	107	16.3
28 nm	121	9.5

- **CSA:**

- Output **voltage amplitude** \propto input charge
- Constant peaking and falling times \rightarrow **good timing performance**
- **Low noise**


- **Krummenacher Filter:**

- Active feedback path \rightarrow pulse shape
- **DC current compensation** \rightarrow **input leakage current**
- DC voltage setting \rightarrow full range exploitation
- **50 nA** total current \rightarrow small power consumption impact




	A_0 [dB]	BW [MHz]
65 nm	54.4	5.9
28 nm	59.8	13


- **Telescopic cascode amplifier** with split bias current branches
- Almost 60 dB gain
- Output buffer
- $2.5\mu A$ estimated total current \rightarrow low power consumption




- **2 stage amplification**
- Inverter → **digital output buffer**
- **Offset Correction Circuit:** store offset variability inside C_{oc}
 - **correct intra-channels variability**
 - set input DC level



- **2 stage amplification**
- Inverter → **digital output buffer**
- **Offset Correction Circuit:** store offset variability inside C_{oc}
 - correct intra-channels variability
 - set input DC level




- **2 stage amplification**
- Inverter → **digital output buffer**
- **Offset Correction Circuit:** store offset variability inside C_{oc}
 - **correct intra-channels variability**
 - set input DC level




	A_0 [dB]	BW [MHz]
S_1	24.2	56.3
S_2	34.0	13.1
total	58.2	13.3

- 1st stage: **low gain, differential**
- 2st stage: **high gain, single ended**
- $t_d \sim 5ns$ average delay time
- **3 μA** total current




	A_0 [dB]	BW [MHz]
S_1	24.2	56.3
S_2	34.0	13.1
total	58.2	13.3

- 1st stage: **low gain, differential**
- 2st stage: **high gain, single ended**
- $t_d \sim 5ns$ average delay time
- **3 μA** total current



	A_0 [dB]	BW [MHz]
S_1	24.2	56.3
S_2	34.0	13.1
total	58.2	13.3

- 1st stage: **low gain, differential**
- 2st stage: **high gain, single ended**
- $t_d \sim 5ns$ average delay time
- **3 μA** total current






	A_0 [dB]	BW [MHz]
S_1	24.2	56.3
S_2	34.0	13.1
total	58.2	13.3




- 1st stage: **low gain, differential**
- 2st stage: **high gain, single ended**
- $t_d \sim 5ns$ average delay time
- **3 μA** total current






- 1 TIMESPOT
- 2 The Studied Front-end design
- 3 Simulations Results**
- 4 Conclusions and Future Developments




- CSA successfully ported to the 28 nm
- All transistors dimensions scaled by a 1/2 factor
- Regular fabrics → transistors split




- CSA successfully ported to the 28 nm node
- All transistors dimensions **scaled by a 1/2 factor**
- Regular fabrics → transistors split





- CSA successfully ported to the 28 nm node
- All transistors dimensions scaled by a **1/2** factor
- **Regular fabrics** → transistors split





- **Schematic transient simulation** performed with Cadence-Spectre simulator
→ evaluation on the **total discrimination time t_o**
- Setup: 1.2 fC input charge, $V_{thr} = 10$ mV, discriminator baseline 200 mV




- **Schematic transient simulation** performed with Cadence-Spectre simulator
→ evaluation on the **total discrimination time t_o**
- Setup: 1.2 fC input charge, $V_{thr} = 10$ mV, discriminator baseline 200 mV




- Current pulses: **simulations** of 1.2 fC charge linear development in the **3D Si** model (by **INFN Cagliari** using Synopsis-TCAD tool)
- 5 different positions $\rightarrow \Delta_{sv} \approx \sim 34$ ps




- Current pulses: **simulations** of 1.2 fC charge linear development in the **3D Si** model (by **INFN Cagliari** using Synopsis-TCAD tool)
- **5 different positions** $\rightarrow \Delta_{sv} \approx \sim 34$ ps




Amplifier output Discriminator output




- t_o variation due to systematic **large distance process variability**
- Main effect on baseline \rightarrow offset correction ($\times 5$ improvement)
- $\sigma_p = 163ps \rightarrow$ **per-chip calibration**




Amplifier output Discriminator output



- t_o variation due to systematic **large distance process variability**
- Main effect on baseline \rightarrow offset correction ($\times 5$ improvement)
- $\sigma_p = 163ps \rightarrow$ **per-chip calibration**





Amplifier output Discriminator output



- t_o variation due to systematic **large distance process variability**
- Main effect on baseline \rightarrow offset correction ($\times 5$ improvement)
- $\sigma_p = 163ps \rightarrow$ **per-chip calibration**





Number = 598
Mean = 4.96666n
Std Dev = 36.2554p



- Variation due to **nearby transistors variabilities**
- Studied on discriminator **differential cell** → discriminator delay time t_d
- $\sigma_{mm} = 36$ ps
- offset correction → $\times 20$ improvement





Number = 598
Mean = 4.96666n
Std Dev = 36.2554p



- Variation due to **nearby transistors variabilities**
- Studied on discriminator **differential cell** → **discriminator delay time t_d**
- $\sigma_{mm} = 36$ ps
- offset correction → $\times 20$ improvement





Number = 598
Mean = 4.96666n
Std Dev = 36.2554p




- Variation due to **nearby transistors variabilities**
- Studied on discriminator **differential cell** → **discriminator delay time t_d**
- $\sigma_{mm} = 36$ ps
- offset correction → $\times 20$ improvement




Number = 598
Mean = 4.96666n
Std Dev = 36.2554p



- Variation due to **nearby transistors variabilities**
- Studied on discriminator **differential cell** → **discriminator delay time t_d**
- $\sigma_{mm} = 36$ ps
- offset correction → $\times 20$ improvement




65nm




28nm

- **Noise induced jitter:** $\sigma_{tn} = \frac{SNR}{T_{pk}}$
- In 28 nm, for low range signals: SNR ~ 14.5 ,
- Simulated $\sigma_{tn} \sim 100$ ps RMS
- **Optimization needed**





65nm




28nm


- **Noise induced jitter:** $\sigma_{tn} = \frac{SNR}{T_{pk}}$
- In 28 nm, for low range signals: SNR ~ 14.5 ,
- Simulated $\sigma_{tn} \sim 100$ ps RMS
- **Optimization needed**



- **Noise induced jitter:** $\sigma_{tn} = \frac{SNR}{T_{pk}}$
- In 28 nm, for low range signals: SNR ~ 14.5 ,
- Simulated $\sigma_{tn} \sim 100$ ps RMS
- **Optimization needed**




65nm




28nm

- **Noise induced jitter:** $\sigma_{tn} = \frac{SNR}{T_{pk}}$
- In 28 nm, for low range signals: SNR ~ 14.5 ,
- Simulated $\sigma_{tn} \sim 100$ ps RMS
- **Optimization needed**




input current pulses




output voltage pulses

- **threshold crossing drift** related to signals **amplitude**
- Current pulses obtained assuming constant **pulses duration** → input charge: $(1 \div 10) fC$
- Range saturation observed at 4 fC




input current pulses




output voltage pulses

- **threshold crossing drift** related to signals **amplitude**
- Current pulses obtained **assuming** constant **pulses duration** → input charge: $(1 \div 10) fC$
- Range saturation observed at 4 fC





input current pulses





output voltage pulses



- **threshold crossing drift** related to signals **amplitude**
- Current pulses obtained **assuming** constant **pulses duration** \rightarrow input charge: $(1 \div 10) fC$
- Range saturation observed at 4 fC



- total variation 2.1 ns → **time-walk correction needed** (CFD or ToT)
- non monotonic response to be investigated
- Ideal ToT very linear → correction applicable in the monotonic range



- total variation 2.1 ns → **time-walk correction needed** (CFD or ToT)
- non monotonic response to be investigated
- Ideal ToT very linear → correction applicable in the monotonic range



- total variation 2.1 ns → **time-walk correction needed** (CFD or ToT)
- non monotonic response to be investigated
- Ideal ToT very linear → correction applicable in the monotonic range



- 1 TIMESPOT
- 2 The Studied Front-end design
- 3 Simulations Results
- 4 Conclusions and Future Developments



Conclusions

- Good results for the 65 nm design
- The CSA design was successfully ported in 28 nm
- Good timing reliability for signal, mismatch and process variations

Future Developments

- Optimize for noise reduction
- Investigate time-walk correction techniques
- 28 nm discriminator implementation
- Produce 28nm layout
- Simulation with parasitics and optimization
- A test chip for analog blocks will be produced later this year



Conclusions

- Good results for the 65 nm design
- The CSA design was successfully ported in 28 nm
- Good timing reliability for signal, mismatch and process variations

Future Developments

- Optimize for noise reduction
- Investigate time-walk correction techniques
- 28 nm discriminator implementation
- Produce 28nm layout
- Simulation with parasitics and optimization
- A test chip for analog blocks will be produced later this year



Conclusions

- Good results for the 65 nm design
- The CSA design was successfully ported in 28 nm
- Good timing reliability for signal, mismatch and process variations

Future Developments

- Optimize for noise reduction
- Investigate time-walk correction techniques
- 28 nm discriminator implementation
- Produce 28nm layout
- Simulation with parasitics and optimization
- A test chip for analog blocks will be produced later this year



Conclusions

- Good results for the 65 nm design
- The CSA design was successfully ported in 28 nm
- Good timing reliability for signal, mismatch and process variations

Future Developments

- Optimize for noise reduction
- Investigate time-walk correction techniques
- 28 nm discriminator implementation
- Produce 28nm layout
- Simulation with parasitics and optimization
- A test chip for analog blocks will be produced later this year



Conclusions

- Good results for the 65 nm design
- The CSA design was successfully ported in 28 nm
- Good timing reliability for signal, mismatch and process variations

Future Developments

- Optimize for noise reduction
- Investigate time-walk correction techniques
- 28 nm discriminator implementation
- Produce 28nm layout
- Simulation with parasitics and optimization
- A test chip for analog blocks will be produced later this year



Conclusions

- Good results for the 65 nm design
- The CSA design was successfully ported in 28 nm
- Good timing reliability for signal, mismatch and process variations

Future Developments

- Optimize for noise reduction
- Investigate time-walk correction techniques
- 28 nm discriminator implementation
- Produce 28nm layout
- Simulation with parasitics and optimization
- A test chip for analog blocks will be produced later this year



Conclusions

- Good results for the 65 nm design
- The CSA design was successfully ported in 28 nm
- Good timing reliability for signal, mismatch and process variations

Future Developments

- Optimize for noise reduction
- Investigate time-walk correction techniques
- 28 nm discriminator implementation
- Produce 28nm layout
- Simulation with parasitics and optimization
- A test chip for analog blocks will be produced later this year



Conclusions

- Good results for the 65 nm design
- The CSA design was successfully ported in 28 nm
- Good timing reliability for signal, mismatch and process variations

Future Developments

- Optimize for noise reduction
- Investigate time-walk correction techniques
- 28 nm discriminator implementation
- Produce 28nm layout
- Simulation with parasitics and optimization
- A test chip for analog blocks will be produced later this year



Conclusions

- Good results for the 65 nm design
- The CSA design was successfully ported in 28 nm
- Good timing reliability for signal, mismatch and process variations

Future Developments

- Optimize for noise reduction
- Investigate time-walk correction techniques
- 28 nm discriminator implementation
- Produce 28nm layout
- Simulation with parasitics and optimization
- A test chip for analog blocks will be produced later this year