






Front-End Amplifiers in 65nm CMOS technology for the upgrade of the pixel detector of the CMS experiment

Candidate: Monteil Ennio


Supervisor: Prof. Angelo Rivetti

Torino, October 9, 2013




- CMS pixel detector upgrade plans
- Analog design in 65nm CMOS technology
- Front-End architectures
- Noise optimization
- Feedback implementation
- Summary and outlook

CMS Silicon Pixel Detector



- 3 barrel layers (BPIX) + 2 disks each side (FPIX)
- R = 4.4 cm, 7.3 cm and 10.2 cm, $|\eta| < 2.5$, ~ 1 m², 66 Mpixels

LHC timeline



- **nominal** luminosity $\rightarrow 10^{34}$ cm⁻² s⁻¹, 23 fb⁻¹ per year in 2012
- HL-LHC upgrade $\rightarrow 10^{35}$ cm⁻² s⁻¹, foreseen 300-500 fb⁻¹ per year
 - unprecedented Pile-Up (PU) conditions
 - unprecedented radiation levels

Phase2 Pixel Upgrade - motivations


PARAMETER or FEATURE	1st generation LHC phase 0	2nd generation LHC Phase 1	3rd generation LHC Phase 2
Max Particle Flux	~50 MHz/cm ²	~200 MHz/cm ²	~500 MHz/cm ²
Max Pixel Flux	200 MHz/cm ²	600 MHz/cm ²	2 GHz/cm ²
Rad. Hardness	1.5 MGy	3.5 MGy	10 MGy
Pixel Dimension	100x150 mm ²	100x150 mm ²	25x150 mm ²
	50x400 mm ²	50x250 mm ²	50x100 mm ²
Signal Threshold	2500-3000 e ⁻	1500-2000 e ⁻	~1000 e ⁻
L1 Trigger Latency	2-3 US	4-6 US	6-20 US
Power Budget	~0.3 W/cm ²	~0.3 W/cm ²	<0.4 W/cm ²
Electronics technology node	250nm CMOS	250nm CMOS (CMS) 130nm CMOS (ATLAS)	65nm CMOS


- HL-LHC upgrade will introduce unprecedented operating conditions
- We want to maintain or improve **tracking performance** in terms of:
 - spatial resolution and tracks separation \rightarrow reduced **pixel size**
 - hit efficiency > 99.9% \rightarrow reduce the data loss

→ design of a new pixel readout chip required !

Phase2 Pixel Detector

- CMS Phase1 pixel detector (end of 2016)
 - BPIX: 3 → 4 layers
 - FPIX: $2 \rightarrow 4$ disks
 - pixel ASIC (ROC): PSI46 → PSI46DIG
- CMS Phase2 pixel detector (~2022)
 - geometry similar to Phase1 (4 barrel layers)
 - possible extension in the disk part
 - improvement in **granularity** \rightarrow reduced **pixel size**
 - new pixel ASIC !
 - thinner sensors to increase radiation tolerance
- sensor choice not yet finalized
 - Very likely planar silicon sensors in the outer layers 3 and 4
 - Ongoing studies for layers 1 and 2 (planar sensors? 3D sensors?)






- Electronics requirements:
 - speed, low-noise, low-power consumption, rad. tolerance
 - more on-chip intelligence and local data storage capabilities
 - sensor-independent front-end electronics
- why 65nm ?
 - demonstrated to be radiation tolerant up to 2 MGy, better than 130nm (to be confirmed up to 10MGy)
 - higher integration density
 - improved speed
 - low power (1.2V supply)
 - mature technology (introduced ~10years ago, long term availability)

CMOS submicron technologies

- Short channel effects degrade analog performances
 - Threshold voltage variation with Vgs,L
 - Output impedance variation
- Usually L_{min} is not used due to
 - Increased noise effects
 - Low output resistance


Threshold voltage



 Very different trend between 350nm technology and the others due to halo doping


Vth (L)

Output conductance





Õ

Output signal



Charge Sensitive Amplifier





CSA noise analysis

- Crucial to have the best SNR (Signal to Noise Ratio)
- Expressed in ENC (Equivalent Noise Charge in units of electron charge)

$$ENC = \frac{1}{q_e} \frac{1}{Gain} \sqrt{\int_{f_{min}}^{f_{max}} df} \left. \frac{d < v_n^2 >}{df} \right|_{out}$$

Main noise sources: 600 - Series noise $\propto C_{tot}$, ENC (electrons) 400 Parallel noise $\propto \sqrt{T_{peak}}$ 200 ENC series ENC parallel ENC flicker Flicker noise $\propto \frac{1}{f}$ 0 1.0e-9 1.0e-1.0e-7 -


1.0e-5

1.0e-6

12.5 ns

Peaking time (s)


CSA noise analysis



Constraints:

- Peaking time $T_n = 12.5$ ns
- $C_{detector} = 100 \text{ fF}^{p}$
- I = 1.6 uA

Noise increases with the channel length



Noise increases reducing power consumption


CSA noise analysis

400 350 300

200

150

Sensor capacitance analysis



Constraints:

- Peaking time $T_{p} = 12.5$ ns
- L = 130 nm
- I = 1.6 uA


100 50 °0 50 100 150 200 250 300 350 400 Cdet [fF] ENC linearly dependent on

sensor capacitance


Studied architectures


- Passive resistors are not used in the real implementation of Integrated Circuits
- Two different **feedback network** implementations compared
 - Power consumption
 - Linearity
 - Noise
 - Mismatch effects
- Time-variant Charge Sensitive Amplifier

Feedback implementation




• Total stage power consumption 2 μ W






10000 e-

Transient noise




Õ

• **Mismatch**: transistors with identical design have electrical parameters fluctuations



Monte Carlo mismatch analysis:


Single transistor parameters extracted from their distributions 20



• Huge baseline fluctuations


Ē

• Doubled W,L values




• **Reduced** mismatch effects

• Further optimization




• Mismatch effects more than halved

Leakage compensation




• Leakage current compensated up to 50 nA

Leakage compensation




• Leakage current compensated up to 50 nA


Time-variant CSA



• Signal rise time consistent with requirements



- **Similarities** in terms of:
 - Power consumption ($\sim 2 \,\mu W$)
 - Noise
- **Differences** in terms of:
 - Mismatch effects
 - Leakage compensation
- Time variant Charge Sensitive Amplifier is again a suitable choice
- In principle all these architectures can be used in the upgrade



- Realization of the **layout** of these architectures
 - Estimation of the area occupation
- Analyze more in detail the time-variant Charge Sensitive Amplifier
- Connect the preamplifier to the comparator to build a complete analog Front-End chain


Thanks for your attention!

References

- F. Silveira, D.Flandre, P.Jespers, "A g_m/I_D based methodology for the design of CMOS analog circuits...", IEEE 1996
- B.Razavi, "Design of analog CMOS integrated circuits", McGrawHill
- L.Rossi, "Pixel Detectors from fundamentals to Applications", Springer
- C.Enz, F. Krummenacher, E. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to Low-Voltage and Low-current applications", article
- P. O'Connor, "Future trends in Microelectronics Impact on detector readout"

Backup slides

MOS operating regions




- The **Inversion Coefficient** discriminates between the different operating regions:
 - $IC = \frac{I_D}{2n\mu C_{ox}\frac{W}{L}\phi_T^2}$
- IC < 0.1 WEAK INVERSION
- 0.1 < IC < 10 MODERATE INVERSION
- IC > 10 STRONG INVERSION 32

CMOS submicron technologies

- Short channel effects degrade analog performance
 - Threshold voltage variation with Vgs,L
 - Mobility reduction
 - Velocity saturation
 - Output impedance variation

Best compromise between speed and consumption -> Moderate inversion region

Feedback implementation



- Total stage power consumption ~ 2 μW

First architecture - Linearity

