

# University of Turin



Physics Degree Thesis


# Development of Integrated Electronics for Monolithic Detectors in Qwell CMOS Technology

Supervisor: A. Rivetti

Co-Supervisor: G. Mazza

Candidate: A. Lattuca

# *Inner Tracking System*



## USE:

- Primary Vertex Localization;
- Secondary Vertex Reconstruction;
- Particle Identification;

## Six Layers:


- In the two inner layers: SPD
- In the two intermediate layers: SDD
- In the two outer layers: SSD

# *Requirements for the new ITS*

Parameter	Present ITS	New ITS
First layer radius	3.9 cm	2.2 cm
Pixel size	50 $\mu\text{m}$ x 425 $\mu\text{m}$	20 $\mu\text{m}$ x 20 $\mu\text{m}$
Material budget per layer	1.14 % $X_0$	0.3 % $X_0$
Power consumption	500 mW/cm <sup>2</sup>	< 300 mW/cm <sup>2</sup>
Read out rate	1 kHz	50 kHz

## Monolithic Active Pixel Sensors (MAPS)

# Comparison between standard and quadruple well process




Standard

★ Thermal Diffusion

★ Nwell diode

★ No p-type transistors



Quadruple well

★ Thermal Diffusion

★ Nwell diode

★ Deep Pwell - p-type transistor implementation

# *Monolithic Active Pixel Sensors - MAPS*

## Benefits

- Sensor and electronics on the same wafer
- Minimum multiple scattering
- Reduction of pixel size

## Drawbacks

- Collection time ~ 100ns
- Signal ~ 1000e per MIP

# ALICE R&D

- TOWERJAZZ - 0.18um Qwell CMOS technology
- International Collaboration: INFN, CERN (Ginevra), IN2P3 (Strasbourg);
- 20  $\mu\text{m}$  x 20  $\mu\text{m}$  sensor
- Functional blocks
- 1.8 V supply voltage

# *ICs Development and Fabrication*

## ★ Design

- (1) Definition of the drawing
- (2) Implementation
- (3) Simulation

One Year

## ★ Fabrication


(Four Months)

- (1) Wafer Processing
- (2) Several lithographic steps
- (3) Oxidation
- (4) Ion Implantation
- (5) Deposition and Etching

- Prototype Costs:  
**50.000€**
- IC Prod. Costs:  
**200.000€ - 2.000.000€**

## ★ Characterization


# Low Voltage Differential Signaling (LVDS) transmission system



# ***LVDS specifications:***

- High transmission rate ( > 500 Mbit/s)
- Low power consumption
- Differential signal
- Low voltage swing,  $V_{VS} = 200$  to  $400$  mV
  - $V_{DD}$ : (2.5 -3.3) V
  - $V_{CM} = 1.2$  V
  - $V_{OH} = V_{CM} + (V_{VS}/2)$
  - $V_{OL} = V_{CM} - (V_{VS}/2)$



# Analyzing Signals : Eye Diagram



# Jitter

$$\Delta t = \frac{\Delta A}{\partial A_0 / \partial t} = \frac{\Delta A}{k}$$


"Jitter is defined as the short-term variations of a digital signal's significant instants from their ideal positions in time. Significant instants could be (for example) the optimum sampling instants."



$$T_j = D_j + nR_j$$

**Deterministic Jitter**      **Random Jitter**

# Transmission line model



## Parasitic Components

$$L_{n1} = L_{n2} = 1.5 \text{nH}$$

$$C_1 = C_2 = 250 \text{fF}$$


$$C_3 = C_4 = 600 \text{fF}$$


Numb. of lines	2
Physical length (L)	50 cm
Multiplicity factor	1
Rel. dielectric constant of layers (er)	4.45
Dielectric layer thickness	150 $\mu\text{m}$
Signal line width	280 $\mu\text{m}$
Signal line thickness	9 $\mu\text{m}$
Signal line height (h)	9 $\mu\text{m}$
Signal line spacing	280 $\mu\text{m}$
Ground plane Thickness	9 $\mu\text{m}$
Signal line conductivity	33.3 MS

# Transmitter 1: Driver

Technology: CMOS 0.18  $\mu$ m


VCM = 900 mV





## Transmitter 1


# Replica Bias Circuit




**320 Mbit/sec**


A\_rx

B\_rx



# Transmitter 2





GM1

GM2

- Technology: CMOS 0.18  $\mu$ m



- Power supply voltage  $V_{dd} = 1.8V$

- Power supply voltage  $V_{ss} = 0.0 V$


- $V_{CM} = 1.1 V$

- $I_S : (2.5 - 4) mA$

- $V_{vs} : (250 - 400) mV$



# *Receiver*



- 0.18  $\mu$ m CMOS technology
- Self biased rail-to-rail scheme
- VDD = 1.8 V
- VSS = 0 V
- V<sub>vs</sub> = (0 – 1.8) V

# *Simulation Test Bench*



Square Waves: 320 Mbit/s, 640 Mbit/s, 1 Gbit/s

Pseudo Random Bit Sequence (PRBS): 320 Mbit/s, 640 Mbit/s,  
1 Gbit/s

Transient noise


Corner Analysis (Monte Carlo simulations, temperature variations,  
Etc..)

# Design Steps




## Cadence Tools

$V_{DD} = 1.8V | V_{SS} = 0V | I_s = 4mA | \text{bit rate} = 320 \text{ Mbps}$




(a) Simulated 320 Mbit/s square wave

$V_{DD} = 1.8V | V_{SS} = 0V | I_s = 4mA | \text{bit rate} = 640 \text{ Mbps}$



(b) Simulated 640 Mbit/s square wave


$V_{DD} = 1.8V | V_{SS} = 0V | I_s = 4mA | \text{bit rate} = 1 \text{ Gbps}$



(c) Simulated 1Gbps square wave

# Simulated Square Waves


# 640 Mbit/sec PRBS – Eye Diagrams



# Eye Diagrams of the outputs difference – IS = 4mA

640 Mbit/sec

(a) Eye Diagram of the difference between the driver outputs




(b) Vertical Histograms - The number of Bins is 100

Eye amplitude = 0.5 V

$T_j = 13 \text{ ps}$

1 Gbit/sec

(a) Eye Diagram of the difference between the driver outputs




(b) Vertical Histograms - The number of Bins is 100

Eye amplitude = 0.6 V


$T_j = 21 \text{ ps}$

## Receiver Output Eye Diagram 640 Mbit/sec




$$T_j \sim 330 \text{ ps}$$

## Receiver Output Eye Diagram 1 Gbit/sec




# Simulated 640 Mbit/sec Square Wave – Temperature Variations (-25°C – 125 °C)




# Voltage Supply Variation: VDD = 1.7 V

$V_{DD} = 1.7V | V_{SS} = 0V | I_s = 2.5mA | \text{bit rate} = 320 \text{ Mbps}$





$V_{DD} = 1.7V | V_{SS} = 0V | I_s = 2.5mA | \text{bit rate} = 320 \text{ Mbps}$



Simulated 320 Mbit/s Square Wave

Driver Outputs



Monte Carlo Simulation  
1Gbit/s PRBS

Receiver Output

# Conclusioni

Link LVDS in 0.18 µm Q-well CMOS technology  
with 1.8 V supply voltage.

- \* Transmitter 1 – no satisfactory performances already to 320 Mbit/s
- \* Transmitter 2 – good performance up to 1 Gbit/s
- \* Receiver – adequate for less than 1Gbit/s
- \* Ready for the production

Grazie per l'attenzione

