

# University of Turin

Department of Physics



## Modelling, implementation and self-calibration methods for a 12-bit SAR ADC

---

Relatore: Angelo Rivetti  
Controrelatrice: Michela Greco

Candidate: Andrea Di Salvo

# Contents

1	Abstract	2
2	Introduction	?
2.1	Scientific and historical context on ADCs	?
2.2	Overview on ADCs' typology	?
3	SAR ADC	?
3.1	The algorithm	?
3.2	General ADCs' properties	?
3.3	Single ended	?
3.4	The capacitor array	?
3.5	Fully differential	?
3.6	Noise	?
4	Static analysis	?
4.1	Offset error	?
4.2	Gain error	?
4.3	Differential Non-Linearity (DNL)	?
4.4	Integral Non-Linearity (INL)	?
4.5	Static histogram test	?
4.6	Missing codes	?
4.7	Total Unadjusted Error (TUE)	?
5	Dynamic analysis	?
5.1	Dynamic histogram test	?
5.2	A real histogram test	?
5.3	Discrete Fourier Transform test	?
	Integer cycles	?
	Windowing techniques	?

	2
5.4 Signal to Noise and Distorsion (SINAD)	?
5.5 Effective Number Of Bits (ENOB)	?
5.6 Spurious Free Dynamic Range (SFDR)	?
6 Calibration techniques	?
6.1 Double Offset Technique	?
6.2 Code density	?
6.3 CR-RC shapers model	?
7 Circuital synthesis	?
7.1 An ideal SAR ADC	?
7.2 A little bit realistic SAR ADC	?
7.3 Code density	?
7.4 Results	?
8 Discussion	?
8.1 Results	?
9 Appendix	?
9.1 C++ code	?
9.2 ROOT code	?
9.3 SystemVerilog code	?

## Abstract

The purpose of this thesis is the study of some calibration techniques for a fully differential 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC).

The argument is introduced through some simple element about the ADCs' performances like the ideal characteristics and the quantization error in order to estimate the SNR expected. Afterwards is shown a first model, implemented in a C++ code, of a single ended SAR ADC, highlighting the more realistic features of this device as the capacitance mismatch. Therefore a fully differential model is illustrated analyzing in detail its conversion steps and the showing the common mode voltage characteristics. Due to its importance, it is also briefly explained the comparator behaviour, although it was not modelled. A paragraph about the noise shows the main sources that were taken into account in this work.

A chapter is dedicated to five important parameters that describe the static errors: the Offset and Gain Error, the Differential Non-Linearity (DNL), the Integral Non-Linearity (INL) and the Total Unadjusted Error (TUE). These parameters characterize the goodness of the converter linearity. In this section are shown both simulations and a real data acquisition studied with an histogram test.

Subsequently it is explained how to implement and to perform a Discrete Fourier Transform (DFT) in order to do a spectral analysis of a sinusoidal signal test. The spectral leakage offers the opportunity to show two ways to solve the problem: a proper choosing of the sampling rate and the windowing technique. In a realistic case, this dynamic performance test outlines the secondary and spurious harmonics which corrupt the Effective Number Of Bit (ENOB).

Later are illustrated two calibrations techniques: the Double Offset Calibration and the Density Code. Even in this section, for each technique analyzed is implemented a C++ code to study the efficiency of these algorithms and to compare them about the area employed and the number of samples required. A CR-RC model terms this chapter to show the response of these models to a realistic signal input.

The final purpose was to obtain a synthesizable SAR ADC circuit using the Verilog language: a chapter is dedicated to explain how it was realised and the results. In the appendix there is a list of codes of this work (C++ for the simulations, PyROOT for the graphical representation and SystemVerilog code) accompanied by short explanations.