



European Organization for Nuclear Research

# Design flow, tools for development and debug with FPGAs

Davide Falchieri

**Data driven front-end electronics for highly segmented radiation detectors**

25-27 November 2013

# Outline

- FPGA Design flow
- FPGA debug
- Embedded processor design flow
- Simple design example on a demo board

# Xilinx FPGA design flow: ISE

design  
hierarchy

design  
flow

The screenshot displays the Xilinx ISE Project Navigator interface. The top menu bar includes File, Edit, View, Project, Source, Process, Tools, Window, Layout, and Help. The Design view is active, showing a Hierarchy tree on the left and a VHDL editor on the right. The Hierarchy tree is outlined in red and shows a project named ADC\_DAC with a sub-project xc3s700an-4fgg484. The VHDL editor is also outlined in red and shows the source code for a slow\_clock entity. The Design flow pane on the left is outlined in red and shows a list of design steps: Design Summary/Reports, Design Utilities, User Constraints, Synthesize - XST, Implement Design, Translate, Map, Place & Route, Generate Programming File, Configure Target Device, and Analyze Design Using ChipScope. The Console window at the bottom shows the following output:


```
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Launching Design Summary/Report Viewer...

Started : "Launching ISE Text Editor to edit Top.vhd".

Started : "Launching ISE Text Editor to edit SLOW_CLOCK.vhd".
Launching CORE Generator UI...
CORE Generate UI launched successfully. Use Project -> Add Source to add any cores you create to your Project.
```

VHDL  
editor

# Xilinx FPGA design flow




# VHDL for modeling digital systems



VHDL is intended for describing and modeling a digital system at various levels from the most abstract down to the gate level. VHDL is meant as a modeling language for specification and simulation, but can also be used for synthesis.

## Advantages:

- able to describe concurrent instructions
- the code can be re-used from one project to an other, the same for single blocks (cores)
- can be simulated and synthesized
- takes less time than schematics



# Design hierarchy



# VHDL entry


- Write your own VHDL

```
run0:process
begin
if(rising_edge(ck)) then
  if (godiv = '1') then
    num_temp <= num;
    den_temp <= den;
  end if;
end if;
end process run0;
```

- Make extensive use of the soft cores available for free from manufacturers or directly on the Web (have a look to [www.opencores.org](http://www.opencores.org) or [www.ohwr.org](http://www.ohwr.org) if interested)

For example use the Xilinx Core Generator if you need a fixed point divider block. A wizard allows you to choose the divider parameters and produces a synthesizable core.


- Simulate the code!





# ISIM


Xilinx **ISIM** is a Hardware Description Language (HDL) simulator that lets you perform behavioral and timing simulations for VHDL, Verilog and mixed VHDL/Verilog language designs




Its use is convenient when the DUT equals to the ISE projects. Otherwise when the simulation blocks are much larger, other simulation tools perform better, for instance **Modelsim**



# FPGA design flow




# Logic Synthesis



UCF

```
process(clk, reset)
begin
    if reset = '1' then
        output <= '0';
    elsif rising_edge(clk) then
        output <= a XOR b;
    end if;
end process;
```



# Timing constraints


The synthesis process tries to satisfy the constraints put by the designer in the UCF (User Constraint File):  
it is usually a timing constraint

```
NET "CK" TNM_NET = CK;  
TIMESPEC TS_CK = PERIOD "CK" 20 ns HIGH 50%;
```

This timing constraint asks the synthesizer (and later to the place & route tool) to build a circuit able to work at 50 MHz without having setup/hold violations.




# FPGA design flow




# Implementation

## 1. Technology Mapping




map



Group logical symbols from the netlist (gates) into physical components (slices and IOBs)


## 2. Placement



LUT

Assign a logical LUT to a physical location

## 3. Routing




Select wire segments and switches for interconnection

# Routing Example

## FPGA

Programmable Connections






# Physical constraints


```
NET "SPI_MOSI" LOC = "AB14" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8;  
NET "SPI_SCK" LOC = "AA20" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8;  
  
# AMP pins  
NET "AMP_CS" LOC = "W6" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8;  
NET "AMP_SHDN" LOC = "W15" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8;  
  
# ADC pins  
NET "AD_CONV" LOC = "Y6" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8;  
NET "AD_DOUT" LOC = "D16" | IOSTANDARD = LVCMOS33;  
  
#DAC pins  
NET "DAC_CS" LOC = "W7" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;  
NET "DAC_CLR" LOC = "AB13" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 8 ;  
  
#system pins  
NET "CK" LOC = "E12" | IOSTANDARD = LVCMOS33;  
NET "RESET" LOC = "V8" | IOSTANDARD = LVCMOS33;
```

The place & route tools place the logical I/O signals (in the VHDL entity of the toplevel) in the IOBs, checking that the banking rules are respected



# Static Timing Analyzer

- Performs static analysis of the circuit performance
- Reports critical paths with all sources of delays
- Determines maximum clock frequency
- Critical Path – The Longest Path From Outputs of Registers to Inputs of Registers



$$t_{\text{Critical}} = t_{P \text{ FF}} + t_{P \text{ logic}} + t_{S \text{ FF}}$$

- Min. Clock Period = Length of The Critical Path
- Max. Clock Frequency =  $1 / \text{Min. Clock Period}$

# Timing closure

Timing closure is achieved when all timing constraints for a design are met under all legal operating conditions PVT:


- **Process**
- **Voltage**
- **Temperature**

Timing closure is achieved when the design is fully constrained and the **timing score is zero**. The timing score:

- is the total value representing the timing analysis for all constraints and the amount by which the constraints are failing
- is the *sum in picoseconds of all timing constraints that have not been met*

Top Project Status (06/13/2013 - 17:42:30)			
<b>Project File:</b>	ADC_DAC.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	Top	<b>Implementation State:</b>	Programming File Generated
<b>Target Device:</b>	xc3s700an-4fgg484	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.6	• <b>Warnings:</b>	<a href="#">116 Warnings (16 new)</a>
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	<a href="#">All Signals Completely Routed</a>
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	<a href="#">All Constraints Met</a>
<b>Environment:</b>	<a href="#">System Settings</a>	• <b>Final Timing Score:</b>	0 ( <a href="#">Timing Report</a> )

# Timing closure quest flow



# SmartXplorer

SmartXplorer Results									
<b>MapExtraEffortIOReg</b> implementation results were copied to current project, and implementation properties updated to reflect the strategy. <b>MapExtraEffortIOReg</b> is the best strategy.									
	Strategy	Host	Output	Status	Timing Score	Run Time	LUTs	Slice Registers	WorstCaseSlack
<input type="checkbox"/>	MapRunTime	utente-PC	run1	Deleted	5537	00h 30m 04s	18,797 (20%)	20,000 (10%)	-0.761ns
<input type="checkbox"/>	MapLogicOpt	utente-PC	run2	Deleted	0	00h 30m 15s	18,907 (20%)	20,000 (10%)	0.000ns
<input type="checkbox"/>	<a href="#">MapGlobOptIOReg</a>	utente-PC	run3	<a href="#">Failed Par</a>	None	00h 27m 27s	18,543 (20%)	20,506 (11%)	None
<input type="checkbox"/>	MapRegDup	utente-PC	run4	Deleted	0	00h 29m 36s	18,760 (20%)	20,000 (10%)	0.003ns
<input checked="" type="checkbox"/>	<a href="#">MapExtraEffortIOReg</a>	utente-PC	run5	<a href="#">Done</a>	0	00h 27m 06s	18,908 (20%)	19,974 (10%)	0.000ns
<input type="checkbox"/>	MapLogOptRegDup	utente-PC	run6	Deleted	0	00h 29m 06s	18,907 (20%)	20,000 (10%)	0.000ns
<input type="checkbox"/>	MapExtraEffort2	utente-PC	run7	Deleted	104197	00h 25m 58s	18,866 (20%)	20,000 (10%)	-2.552ns

SmartXplorer tries up to 7 different implementation strategies until the timing closure is achieved, if possible at all

Timing closure is difficult when:

- the percentage of usage of the FPGA resources is higher than 60-70 %
- the timing constraints are close to the physical limits of the device

# Coding guidelines

Xilinx recommends that you:

- Implement synchronous design techniques
- Use Xilinx specific coding
- Use cores

The *XST User Guide for Virtex-6, Spartan-6, and 7 Series Devices (UG687)* contains many examples of how to code efficiently to target available device features. For a link to this guide, see [Appendix A, Additional Resources](#).

Follow these coding guidelines to ensure an optimal netlist:

- Avoid high level loop constructs.
- Use `case` statements for large decoding.
- Avoid nested `if-then-else` statements.
- Do not create internally generated clocks except through DCM or PLL.
- Minimize the number of clocks in the design.
- Make sure that internally created resets are synchronous.
- Use only one edge of the clock.
- Use edge-triggered flip-flops (avoid latches).
- Cross-clock domains via synchronization circuits.
- Register top-level inputs and outputs for fastest performance and increased pin-locking capability.
- Use hierarchy to separate functionality and clock domains.
- Employ pipelining for critical paths.
- Comment your code to highlight Multi-Cycle paths and critical paths.

from UG612



# Xpower analyzer

- XPower is used to estimate the power consumption and junction temperature of your FPGA
  - Reads an implemented design (NCD file) and timing constraint data
  - You supply activity rates, clock frequencies, capacitive loading on output pins, power supply data, and ambient temperature

The screenshot shows the Xilinx XPower software interface. The main window displays a table of power analysis results for various components. The table has four columns: Name, Frequency (M), Capacitive Load, and DC Load (mA). The components listed include final\_data\_0\_OBUF through final\_data\_7\_OBUF, and mac\_cha\_0\_OBUF through mac\_cha\_19\_OBUF. The frequency for all components is 12.49 M, and the capacitive load is 35000.00. The DC load is 0.00 mA for all components. The total power consumption is 518.02 mW. The software also shows a summary of power, current, and thermal data, and a data views pane on the left.

Name	Frequency (M)	Capacitive Lo	DC Load (mA)
final_data_0_OBUF	12.49	35000.00	0.00
final_data_1_OBUF	12.49	35000.00	0.00
final_data_2_OBUF	12.49	35000.00	0.00
final_data_3_OBUF	12.49	35000.00	0.00
final_data_4_OBUF	12.49	35000.00	0.00
final_data_5_OBUF	12.49	35000.00	0.00
final_data_6_OBUF	12.49	35000.00	0.00
final_data_7_OBUF	12.49	35000.00	0.00
mac_cha_0_OBUF	12.49	35000.00	0.00
mac_cha_10_OBUF	12.49	35000.00	0.00
mac_cha_11_OBUF	12.49	35000.00	0.00
mac_cha_12_OBUF	12.49	35000.00	0.00
mac_cha_13_OBUF	12.49	35000.00	0.00
mac_cha_14_OBUF	12.49	35000.00	0.00
mac_cha_15_OBUF	12.49	35000.00	0.00
mac_cha_16_OBUF	12.49	35000.00	0.00
mac_cha_17_OBUF	12.49	35000.00	0.00
mac_cha_18_OBUF	12.49	35000.00	0.00
mac_cha_19_OBUF	12.49	35000.00	0.00
mac_cha_1_OBUF	12.49	35000.00	0.00
mac_cha_20_OBUF	12.49	35000.00	0.00
mac_cha_2_OBUF	12.49	35000.00	0.00
mac_cha_3_OBUF	12.49	35000.00	0.00
mac_cha_4_OBUF	12.49	35000.00	0.00
mac_cha_5_OBUF	12.49	35000.00	0.00
mac_cha_6_OBUF	12.49	35000.00	0.00
mac_cha_7_OBUF	12.49	35000.00	0.00
mac_cha_8_OBUF	12.49	35000.00	0.00
mac_cha_9_OBUF	12.49	35000.00	0.00

Summary: Power Subtotals, Current Subtotals, Thermal

Data Views: Types, Clocks, Inputs, Logic, Outputs, Signals, Report Views

stepping level for this device is '2'. Additional information on "stepping level" is available at support.xilinx.com.


For Help, press F1

NUM 4v1x15sf363-12



# FPGA editor




- The FPGA Editor is a graphical application that displays
  - Device resources
  - Precise layout of the chosen device
- The FPGA Editor is commonly used to
  - View device resources
  - Make minor modifications
    - Done late in the design cycle
    - Does not require re-implementation of the design
    - Changes are NOT back-annotated to the source files
  - Insert probes
  - Make short-term functional changes for in-circuit verification




# Xilinx programming cable

It allows to:

- program the FPGA
- debug its behavior by spying internal signals



# ISE Impact



Impact allows to access via JTAG the devices on the chain, in this case one FPGA + one PROM.


Impact allows to:

- configure the FPGA
- program and readback the PROM
- play with the standard JTAG state machine in case of problems


# Chipscope PRO

ChipScope is an embedded, software based, logic analyzer, with 3 main blocks:

- **ICON** (Integrated CONtroller): A controller module that provides communication between the ChipScope host PC and ChipScope modules in the design (such as VIO and ILA).
- **VIO** (Virtual Input/Output): A module that can monitor and drive signals in your design in real-time. You can think of them as virtual push-buttons (for input) and LEDs (for output). These can be used for debugging purposes, or they can be incorporated into your design as a permanent I/O interface.
- **ILA** (Integrated Logic Analyzer): A module that lets you view and trigger on signals in your hardware design. Think of it as a digital oscilloscope (like ModelSim's waveform viewer) that you can place in your design to aid in debugging.



# Chipscope PRO



Using Chipscope to debug the behavior of a FPGA  
interfacing the VME bus



# Chipscope PRO – system monitor



# ISIM – Chipscope interaction

Real life is often different from what you see in simulation.  
What to do if simulation works fine, while live debug shows problems ?

One trick could be the following:

- spy with Chipscope the I/O signals of the faulty module,
- run ISIM using as a stimulus the inputs taken with Chipscope
- compare ISIM outputs with Chipscope outputs.


Usually a logical problem is not revealed by the sets of stimuli used in simulation, while it is immediately spotted in real life.



# Embedded processors


Having an embedded processor in the FPGA can be convenient:

- the FPGA can handle all the high-throughput real-time tasks,
- the embedded processor can handle the common interfaces, like Ethernet, DDR2, UART, SPI, ...



In this way the FPGA design flow changes a bit, providing some work to do also to SW designers

# Embedded Development Tool Flow Overview





# EDK XPS

The screenshot displays the Xilinx Platform Studio (EDK P.68d) interface. The title bar indicates the project path: C:\ib\ise\_projects\ROD\_revC\_validation\master\_slave\master\system\v5gmac125.xmp - [System Assembly View]. The menu bar includes File, Edit, View, Project, Hardware, Debug, Window, and Help. The IP Catalog on the left lists various categories such as Analog, Arithmetic, Bus and Bridge, and Processor. The central PLB diagram shows a vertical bus with multiple ports and connections. The right panel, titled 'Bus Interfaces', contains a table with the following data:

Name	Bus Name	IP Type	IP Version
plb_v46_0		★ plb_v46	1.05.a
ppc440_0		★ ppc440_virt...	1.01.a
xps_bram_if_cntlr_1_bram		★ bram_block	1.00.a
xps_bram_if_cntlr_1		★ xps_bram_if...	1.00.b
DDR2_SDRAM_W1D32M7...		★ ppc440mc_...	3.00.c
xps_intc_0		★ xps_intc	2.01.a
extirq_0		☹ extirq	1.00.a
hpiport_0		☹ hpiport	1.00.a
jtagppc_cntlr_inst		★ jtagppc_cntlr	2.01.c
mcbbsp_rod_0		☹ mcbbsp_rod	1.01.a
proc_sys_reset_0		★ proc_sys_re...	3.00.a
xps_central_dma_0		★ xps_central...	2.03.a
xps_epc_0		★ xps_epc	1.02.a
xps_iic_0		★ xps_iic	2.03.a
xps_ll_fifo_0		★ xps_ll_fifo	1.02.a
Hard_Ethernet_MAC		☹ xps_ll_temac	2.03.a
xps_spi_0		★ xps_spi	2.02.a
xps_sysmon_adc_0		★ xps_sysmo...	3.00.b
xps_timer_0		★ xps_timer	1.02.a
xps_timer_1		★ xps_timer	1.02.a
RS232		★ xps_uartlite	1.02.a
clock_generator_0		★ clock_gene...	4.03.a

- XPS provides an integrated environment for creating software and hardware specification flows for embedded processor systems based on MicroBlaze™ and PowerPC® processors.
- XPS offers customization of tool flow configuration options and provides a graphical system editor for connection of processors, peripherals, and buses.



Bus Interfaces Ports Addresses								
Instance	Base Name	Base Address	High Address	Size		Bus Interface(s)	Bus Name	Lock
ppc440_0's Address Map								
DDR2_SDRAM_W1D32M72R8A_5A	C_MEM_BASEA...	0x00000000	0x0FFFFFFF	256M		PPC440MC	ppc440_0_PPC4...	<input type="checkbox"/>
xps_epc_0	C_PRH0_BASEA...	0x40000000	0x41FFFFFF	32M		SPLB	plb_v46_0	<input checked="" type="checkbox"/>
xps_central_dma_0	C_BASEADDR	0x80200000	0x8020FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
xps_iic_0	C_BASEADDR	0x81600000	0x8160FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
xps_ll_fifo_0	C_BASEADDR	0x81A00000	0x81A0FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
xps_spi_0	C_BASEADDR	0x83400000	0x8340FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
xps_sysmon_adc_0	C_BASEADDR	0x83800000	0x8380FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
xps_timer_1	C_BASEADDR	0x83C00000	0x83C0FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
xps_timer_0	C_BASEADDR	0x83C20000	0x83C2FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
RS232	C_BASEADDR	0x84000000	0x8400FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
Hard_Ethernet_MAC	C_BASEADDR	0x87000000	0x8707FFFF	512K		SPLB	plb_v46_0	<input type="checkbox"/>
xps_intc_0	C_BASEADDR	0x8C000000	0x8DFFFFFF	32M		SPLB	plb_v46_0	<input type="checkbox"/>
hpiport_0	C_BASEADDR	0xC0000000	0xC03FFFFF	4M		SPLB:MPLB	plb_v46_0;plb_v...	<input checked="" type="checkbox"/>
mcbbsp_rod_0	C_BASEADDR	0xC6800000	0xC680FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
extirq_0	C_BASEADDR	0xC6C00000	0xC6C0FFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>
xps_bram_if_cntlr_1	C_BASEADDR	0xFFFF0000	0xFFFFFFFF	64K		SPLB	plb_v46_0	<input type="checkbox"/>

# SDK

```
C/C++ - CiaoMondo/src/helloworld.c - Xilinx SDK
File Edit Source Refactor Navigate Search Run Project Xilinx Tools Window Help
Project Explorer
  bootloader
  CiaoMondo
  CiaoMondo_bsp
  standalone_bsp_lwip
  standalone_bsp_nonet
  system_hw_platform
system.xml helloworld.c
datac = formatter_b[0x05]; // efb_misc_stts_reg0
datac = formatter_B[0x84]; // efb_misc_stts_reg1

// --> rrif_ctrl_reg_i
// TIM settings: physics run
//epcLocal[0x04]= 0x00000000 | (1 << PPC_CTL_MASTER_BIT) | (1 << TIM_ENABLE)
//          | (1 << EFB_DYN_MASK_ENABLE) | (1 << FORM_MODE_ENABLE)
//          | (1 << TRIG_DECODER_ENABLE) | (1 << FE_COM_COUNT_ENABLE)
//          | (1 << NEW_MASK_READY) | (1 << FE_CMD_PROCESSOR_TIM_OR_PPC)
//          | (1 << FE_CMD_PROCESSOR);

// PPC SP settings: calibration run
epcLocal[0x04]= 0x00000000 | (1 << PPC_CTL_MASTER_BIT) | (0 << TIM_ENABLE)
//          | (1 << EFB_DYN_MASK_ENABLE) | (1 << FORM_MODE_ENABLE)
//          | (1 << SP_TRIG_CMD_DETECTOR) | (1 << FE_COM_COUNT_ENABLE)
//          | (1 << NEW_MASK_READY) | (0 << FE_CMD_PROCESSOR_TIM_OR_PPC)
//          | (1 << FE_CMD_PROCESSOR);

//for (l=0;l<150;l++)
//{
//doL1A(); usleep(5);
//}
for (l=0;l<300;l++)
{
doL1A(); usleep(1+1%5);
}

cleanup_platform();
return 0;

void wait600n()
{
int st,ss;
ss=0;
for (st=0; st<10;st++)
ss=ss+1;
return;
}
```

The Xilinx Software Development Kit (**SDK**) is the recommended development environment for software application projects. SDK is based on the Eclipse open source standard.




# Spartan 3AN Starter Kit board

VGA


RS232

Ethernet


USB





XC3S700AN in the  
Pb-free 484-ball  
BGA package  
(FGG484)



see also UG 334



DAC\_REF\_CD reference voltage is nominally 3.3V. The reference is supplied by the LP3906 adjustable regulator, IC18. The voltage is adjustable using the regulator's I<sup>2</sup>C interface.



UG334\_c10\_02\_052407

**Backup**

# MicroBlaze System

