

Front-end design in CMOS for high resolution detectors

Gianluigi De Geronimo

<u>degeronimo@bnl.gov</u> Brookhaven National Laboratory, Upton, NY 11973, USA

November 2013

Outline

- I. Input MOSFET optimization
- II. Amplifier design
- III. Charge amplification
- IV. Filter design





Part I Input MOSFET optimization

Dominant noise sources

In a properly designed **amplifier**, the dominant noise sources are from the **input transistor**. The other noise sources (e.g. from the cascode, load, etc.) are made negligible.



The parameters relevant to the resolution are the **equivalent input noise sources** (series and parallel) and the **input capacitance**.

Basic MOSFET model:

$$\begin{split} S_{vA} &\approx \frac{S_{vf1}}{f} + \gamma n \frac{4kT}{g_m} \quad \begin{cases} n = \frac{g_{mS}}{g_m} \approx 1.25 \approx \text{subth.slope} \\ \gamma = 1/2 - 2/3 \ (WI - SI) \end{cases} \\ S_{iA} &\approx negligible \\ C_G &\approx C_{GS} + C_{GD} \end{split}$$



Equivalent Noise Charge (ENC)



C_G depends on the transistor size and/or operating poin
 C_s includes all other input capacitors (sensor, parasitics, feedback, ...)



Equivalent Noise Charge (ENC) = V_{orms}/G

$$ENC^{2} = 2\pi A_{vfF} S_{vf} (C_{s} + C_{g})^{2} + \frac{A_{vwP}}{\tau_{P}} \gamma n \frac{4kT}{(C_{s} + C_{g})^{2}}$$

Typical values $A_{vfP} \approx 0.5$, $A_{vwP} \approx 1$ (for unilateral power spectral densities)

G. De Geronimo et al., IEEE TNS 52 (2005)

We must optimize the input MOSFET (L,W,i_{dw})



MOSFET model: densities

We model C_G and S_{VA} as **functions of** gate size (L, W) and drain current density i_{Dw}

 $C_{\text{G}} \approx C_{\text{GS}} + C_{\text{GD}} + C_{\text{GB}} \approx c_{\text{GWL}} WL \approx c_{\text{ox}} WL$



c_{GWL} = gate capacitance per unit area c_{ox} = gate oxide capacitance per unit area

$$\begin{split} &K_f = 1/f \text{ coeff. per unit area (weakly dep. on } i_{DW}, L) \\ &\gamma = \text{gamma coefficient (function of } i_{DW}) \\ &\textbf{g}_{mW} = \textbf{g}_m \text{ per unit } W \text{ (function of } i_{DW}, L) \\ &i_{DW} = I_D \text{ per unit } W \text{ (drain current density)} \end{split}$$

If we use the following **basic MOSFET equations**

$$I_{D} \approx \begin{cases} \frac{1}{2n} \mu c_{ox} \frac{W}{L} (V_{GS} - V_{th})^{2} & \text{SI (strong inv.} \\ \mu c_{ox} V_{T}^{2} \frac{W}{L} exp \left(\frac{V_{GS} - V_{th}}{nV_{T}} \right) & \text{WI (weak inv.)} \end{cases}$$

we can express the g_m as

$$g_{m} = g_{mW}W \approx \begin{cases} \sqrt{\frac{2\mu c_{ox}}{n} \frac{W}{L}} I_{D} = W\sqrt{\frac{2\mu c_{ox}}{n} \frac{i_{DW}}{L}} & SI \\ \frac{\mu c_{ox}V_{T}}{n} \frac{W}{L} exp\left(\frac{V_{GS} - V_{th}}{nV_{T}}\right) = \frac{I_{D}}{nV_{T}} = W\frac{i_{DW}}{nV_{T}} & WI \end{cases}$$

BROOKHAVEN NATIONAL LABORATORY

Low-frequency noise vs L,W



To a first order, we can assume that the change ΔI in current due to **trapping / de-trapping** is **inversely proportional to the transit time** (speed of the device).

$$\Delta \mathbf{I} \div \frac{1}{\tau} = \boldsymbol{\omega}_{\mathsf{T}} = 2\pi \mathbf{f}_{\mathsf{T}}$$

The superposition of the uncorrelated trapping / de-trapping events is, in power, **proportional to the area of the gate**, i.e. WL.

$$\Delta I^2 \div \omega_T^2 WL$$

Hence, the power spectrum (associated to the drain current) at the output of the FET has the same dependence.

$$S_{io} \div \omega_T^2 WL$$

We can **bring it to the input**, dividing by g_m^2 (note: $g_m \approx \omega_T C_G$):

(i) Due to short channel effects, deep submicron MOSFETs may show a dependence of S_{vf1WL} on L and i_{DW} . (ii) Alternative theories consider the mobility fluctuation.

Optimization in absence of power constraint

The contribution of the MOSFET to the ENC can be written as follows:

$$ENC^{2} = 2\pi A_{vfP} \frac{K_{f}}{c_{ox}L_{min}} \frac{(C_{s} + c_{ox}WL_{min})^{2}}{W} + \begin{cases} \frac{A_{vWP}}{\tau_{P}} 4kT\gamma n^{3/2} \sqrt{\frac{L_{min}}{2\mu c_{ox}}} \frac{1}{\sqrt{i_{DW}}} \frac{(C_{s} + c_{ox}WL_{min})^{2}}{W} & SI \\ \frac{A_{vWP}}{\tau_{P}} 4kT\gamma n^{2}V_{T} \frac{1}{i_{DW}} \frac{(C_{s} + c_{ox}WL_{min})^{2}}{W} & SI \end{cases}$$

- We operate the MOSFET in SI and select i_{DW}=i_{DWmax}.(i_{DW} at maximum V_{GS}-V_{th})
- The series term is minimized for L=L_{min}
- The white and 1/f terms are minimized for W=C_s/c_{ox}L or C_G=C_s (capacitive matching)

The **ENC**_{min} (i.e. the ENC at maximum power and optimum W) can be written as:

$$ENC_{min}^{2} = 4C_{s} \left(\frac{A_{vwP}}{\tau_{P}} 4kT\gamma n^{3/2} L_{min}^{3/2} \sqrt{\frac{c_{ox}}{2\mu}} \frac{1}{\sqrt{i_{DW max}}} + 2\pi A_{vfP} K_{f} \right)$$

Power prohibitively high for almost all of practical cases

With power constraint: moderate inversion

We impose a **limit to the power dissipation** I_D=i_{DW}W≤I_{DO}. The ENC can be written as:

$$ENC^{2} = 2\pi A_{vfP} \frac{K_{f}}{c_{ox}L_{min}} \frac{(C_{s} + c_{ox}WL_{min})^{2}}{W} + \begin{cases} \frac{A_{vWP}}{\tau_{P}} 4kT\gamma n^{3/2} \sqrt{\frac{L_{min}}{2\mu c_{ox}}} \frac{1}{\sqrt{I_{D0}}} \frac{(C_{s} + c_{ox}WL_{min})^{2}}{\sqrt{W}} & SI \\ \frac{A_{vWP}}{\tau_{P}} 4kT\gamma n^{2}V_{T} \frac{1}{I_{D0}} (C_{s} + c_{ox}WL_{min})^{2} & WI \end{cases}$$

- The 1/f term still has a minimum for $W=C_s/c_{ox}L_{min}$ or $C_g=C_s$ (capacitive matching)
- The white term has a minimum for:
 - W = $C_S/3c_{GW}$ or $C_G=C_S/3$ in strong inversion (SI)
 - W \rightarrow 0 or C_G = 0 in weak inversion (WI) note: W \rightarrow 0 pushes back towards SI

Most of the applications typically impose a limit of less (or much less) than 1 mW per pixel. With these constraints the input MOSFET frequently operates in **moderate inversion** (between weak and strong inversion).

The optimization requires a model in the region of moderate inversion.

MOSFET in moderate inversion: g_m



MOSFET in moderate inversion: γ



Gamma coefficient y





MOSFET in moderate inversion: C_G Gate capacitance C_G $C_{G} \approx c_{ox}WL$ Poly lox n+ n+ $C_{G} \approx 2C_{ov}W + \frac{2}{3}C_{ox}WL$ c_{ov} =drain/source overlap capacitance per unit W c_{ov}≈0.5 fF/µm for CMOS0.25µm CMOS 0.25µm, L=L_{min} $2c_{ov}+2/3c_{ox}L$ (EKV) p-MOS n-MOS $\gamma_{\rm C}(\rm IC) \approx \left(\frac{3}{2} + \frac{1}{3}\frac{\sqrt{1+4\cdot\rm IC}}{\rm IC^2} + 1\right)^{-2/3}$ c_{ox}L C_{GW} [fF/μm] 2c_{ov} $c_{GSW} \approx c_{ox}L\gamma_{C}(IC)$ $c_{GBW} \approx c_{ox}L \frac{n-1}{n} [1 - \gamma_{C}(IC)]$ **C**_{GSW} **C**_{GBW} IC=1 $c_{GW} \approx 2c_{ov} + c_{ox}L\left(\gamma_{C}(IC) + \frac{n-1}{n}\left[1 - \gamma_{C}(IC)\right]\right)$ ×10⁻³ 0.01 [∞]i_{DW} [μA/μm]

 10^{-3}

Low-frequency noise: amplitude and slope

The selected technology **should be characterized** for low-frequency noise



Low-frequency noise vs i_{DW}



CMOS 250nm



- The dependence of K_f and α_f on the **operating point** is usually small, more visible in deeper submicron technologies
- Note that:
 - K_f increases with IC
 - also α_f increases with IC



The 1/f-equivalent model





Example of ENC vs input capacitance and power

- **PMOS** offer typically a better resolution due to higher slope of low-frequency noise.
- Smaller technology nodes offer better resolution at equal dissipated power (due to higher drain current from lower voltage).

• The resolution **flattens with power** due to the low-frequency noise. A **minimum** may occur due to increase in capacitance density when entering strong inversion with low-frequency dominant (i.e. nmos).

Part II Amplifier design



Charge amplifier response

We start assuming a charge amplifier realized using an **ideal** voltage amplifier with infinite gain and bandwidth, i.e. $A(f) = -\infty$.



The response $v_o(t)$ of the system to a delta current $\delta(t)$ (area Q) is a step, while the input node is steady at the virtual ground. The impedance $Z_i(f)$ seen by the signal source is zero. The loop gain $G_1(f)$ is infinite.

$$v_o(t) = \Phi(t) \cdot \frac{Q}{C_F}$$
 $v_i(t) = 0$ $Z_i(f) = 0$ $G_L(f) = \left| A(f) \cdot \frac{C_F}{C_I + C_F} \right| = \infty$

Constraints on dc gain for charge amplifiers

In a **semi-realistic** case, A(f) has **finite dc gain** -A_o and **infinite bandwidth**, i.e. A(f)=-A_o.



The **response** $v_o(t)$ of the system to a delta current $\delta(t)$ (area Q) is a step, but attenuated by $(1+1/G_{L0})$, while the **input node** is an opposite step, A_0 times smaller.

$$V_{o}(f) = \frac{Q}{sC_{F}(1+1/G_{L0})} \qquad V_{i}(f) = \frac{V_{o}(f)}{A(f)} = \frac{-Q}{sC_{F}A_{0}(1+1/G_{L0})} \qquad G_{L}(f) = \left| -A_{0} \cdot \frac{C_{F}}{C_{I}+C_{F}} \right|$$
$$v_{o}(t) = \Phi(t) \frac{Q}{C_{F}(1+1/G_{L0})} \qquad v_{i}(t) = -\frac{v_{o}(t)}{A_{0}} \qquad G_{L0} = G_{L}(0)$$

What is the **impact of low dc gain A₀** on the front-end performance?

Constraints on dc gain

The attenuation at $v_0(t)$ can be recovered by increasing the gain in the next stages, but a low dc gain A₀ can have two relevant effects:

(1) - Dependence of charge gain on A₀ (i.e. on active elements, temperature, ...).

We minimize this dependence by increasing the dc loop gain G_{10} . As a rule of thumb, a minimum loop gain of 100 should be achieved: $G_{L0} = \left| -A_0 \cdot \frac{C_F}{C_I + C_F} \right| > 100$

(2) - Increase in cross-talk between channels.

Assuming an inter-pixel capacitance C_c , a voltage step at the input injects, at the input of the neighbor channel, a charge:

$$Q_{c} \approx \frac{Q}{A_{0}C_{F}}C_{c}$$

We impose

$$Q_{Cmax} \approx \frac{Q_{max}}{A_0} \frac{C_C}{C_F} < ENC$$

i.e.

$$A_{0} > \frac{Q_{max}}{ENC} \frac{C_{C}}{C_{F}} = DR \frac{C_{C}}{C_{F}} \qquad \begin{array}{l} \text{Example:} \\ DR \approx 500, C_{C}/C_{F} \approx 0.2 \\ -> A_{0} > 100 \end{array}$$

where **DR=Q**_{max}/ENC is the analog dynamic range.



Constraints on bandwidth



Assuming $G_{L0} >> 1$ we can write:

$$V_{o}(f) \approx \frac{Q}{sC_{F}} \frac{1}{1 + j2\pi f\tau_{R}} \qquad V_{i}(f) = \frac{V_{o}(f)}{A(f)} \qquad \tau_{R} \approx \frac{\tau_{A}}{G_{L0}} = \frac{1}{2\pi GBP} \frac{C_{I} + C_{F}}{C_{F}}$$
$$v_{o}(t) \approx \Phi(t) \frac{Q}{C_{F}} \left(1 - e^{-\frac{t}{\tau_{R}}}\right) \qquad v_{i}(t) \approx -\frac{Q}{C_{F}A_{0}} \left[1 - \left(1 - \frac{\tau_{A}}{\tau_{R}}\right)e^{-\frac{t}{\tau_{R}}}\right] \approx -\frac{Q}{C_{I} + C_{F}} e^{-\frac{t}{\tau_{R}}}$$

BROOKHAVEN NATIONAL LABORATORY

Constraints on bandwidth

A low GBP can have two relevant effects:

(1) - Dependence of shaped output on rise time (i.e. on active elements, temperature, ...).

We minimize this dependence by increasing the GBP. As a rule of thumb, the rise time should be < 0.1 x peaking time: $\tau_R < 0.1\tau_P \rightarrow GBP > \frac{10}{2\pi\tau_P} \frac{C_I + C_F}{C_F}$

(2) - Increase in cross-talk between channels.

Assuming an inter-pixel capacitance C_c , the additional exponential voltage at the input injects, at the input of the neighbor channel, a current with zero area.

The current generates at the output of the neighbor shaper a signal whose peak amplitude can be approximated with (K = shaper gain):

BROOKHAVEN NATIONAL LABORATORY Instrumentation Division

 $v_{o2}(t)$

Noise from current sources

We use **approximate equations** for the noise spectral densities. First we compare the white terms, then the low-frequency terms. Let's start with the **sources M2**, **M4**.



Noise from current sources

To achieve this result, we size the load MOSFET for a given V_{DSO} as follows:

- 1. set V_{GS} at the highest possible value and W at the minimum value
- 2. **increase L** until $V_{DSAT} = V_{DS0}$ (i_{DW} is now set)
- 3. **increase W** to obtain the desired current $I_D = i_{DW}W$

At this point the MOSFET is biased at an inversion as strong as possible, and the **white noise term is minimized**.

Next we **minimize the low frequency term** by increasing both L and W while maintaining a fixed W/L ratio, i.e. a fixed g_m and operating point (beware of the parasitics!). The W and L are increased until:

$$\frac{K_{F2,4}}{c_{ox}W_{2,4}L_{2,4}}g_{m2,4} << \frac{K_{FP}}{c_{ox}WL}g_{m1}$$

Note that, in principle, the low frequency term can be made negligible while the white term cannot. The higher the available V_{DSO} (compared with the threshold), the lower the white term.

Noise from cascode



We conclude that M_3 should have the **minimum L** (maximum g_m) while the width W is set as a trade-off between the dc gain and the secondary pole at the source of M_3 .

Note also that the **resistance at the drain** of M_1 is (cascode efficiency):

$$r \approx r_{o1} \frac{r_{o4} + r_{o3}}{r_{o4} + r_{o3} (1 + g_{m3} r_{o1})} \approx \begin{cases} \frac{r_{o1}}{1 + g_{m3} r_{o1}} \approx \frac{1}{g_{m3}} & \text{small } r_{o4} \\ r_{o1} & \text{large } r_{o4} & \text{(more realistic)} \end{cases}$$

Cascoding for large input capacitance







dual cascode

single cascode

amplified cascode

Issues: dc gain, secondary pole, charge gain

- + cascode impedance reduced by M_A gain
- + adds third pole, but both poles are at high freq.
- \pm additional voltage drop set by threshold of M_{A}
- requires additional power (noise from M_A)
- real poles if:

 $g_{\text{mA}} > 4g_{\text{mC}} \, \frac{C_{\text{gd1}} + C_{\text{gsA}}}{C_{\text{gdA}} + C_{\text{gsC}}}$

- + cascode impedance reduced through M_D
- + add third pole, but both poles are at high freq.
- \pm additional voltage drop controlled by bias circuit
- + does not require additional power
- + always real poles
- + optimum size \approx 1/3 to 1/4 of M_1
- slightly higher node resistance

Rail-to-rail voltage amplifier





positive charge

BROOKHAVEN NATIONAL LABORATORY

Part III Charge amplification



Charge amplifier

A charge amplifier, in its **classical definition**, is composed of a voltage amplifier A and a feedback capacitor C_F . The **capacitor integrates** the current $Q \cdot \delta(t)$ released by the sensor. It provides a "**virtual ground**" at the input node, thus stabilizing the potential of the sensor electrode along with providing **low-noise charge-to-voltage conversion**.



Charge amplifiers require an additional low-frequency **network R** (known as "**reset**") in feedback for (i) stabilization of the bias point and (ii) discharge (continuous or switched) of the feedback capacitor C_{F} . A **properly designed reset** has negligible effect on the signal processing (R is very large) and, in most cases, little effect on the resolution.

Adaptive continuous reset



BROOKHAVEN NATIONAL LABORATORY

Compensated adaptive reset: charge amplification



BROOKHAVEN

Doubling the reset



~ 11 e⁻ at 100ns !

- Low noise
- Adaptive
- Limited swing

Low-voltage configuration



BROOKHAVEN NATIONAL LABORATORY

Part IV Filter design

(analog dynamic range)



Maximum charge



The voltage linearity at the output node of the charge amplifier is not required, as long as the desired linear charge amplification $A_c = C_c / C_f$ is achieved at v_o .

However, the outputs of the filtering stages (e.g. v₁) must be linear.

The **maximum charge** can be calculated as

$$Q_{max} = \frac{C_1 V_{1max}}{A_c}$$

Given a maximum charge Q_{max} we must select A_c , C_1 and V_{1max}

Shaper noise



The contribution to the ENC from the noisy (i.e. dissipative) element R_1 can be calculated from the **equivalent parallel noise at the input**

$$ENC_{s1}^{2} = \frac{A_{iwp}}{A_{c}^{2}} \frac{4kT}{R_{1}} \tau_{p} = \frac{A_{iwp}}{A_{c}^{2}} \frac{4kT}{R_{1}} \eta_{p}R_{1}C_{1} = A_{iwp}\eta_{p}4kT \frac{C_{1}}{A_{c}^{2}}$$

The ratio $\eta_p = \tau_p / R_1 C_1$ is defined by the type of filter (shaper). Typically $A_{iwp}\eta_p \approx 1$ to 2.



Analog dynamic range





The design proceeds with the following steps:

Maximize the front-end resolution (minimize ENC_{ca})
 Outimize dynamic representation (minimize ENC_{ca})

2) Optimize dynamic range (**minimize ENC**_{s1})

$$DR = \frac{Q_{max}}{\sqrt{ENC_{ca}^{2} + ENC_{s1}^{2}}} = \frac{Q_{max}}{\sqrt{\rho \cdot ENC_{s1}^{2}}} \qquad \rho = \frac{ENC_{ca}^{2} + ENC_{s1}^{2}}{ENC_{s1}^{2}}$$
we must set the value of the coefficient **p** (>1)

BROOKHAVEN

Optimizing the dynamic range

$$DR \approx \frac{Q_{max}}{\sqrt{\rho \cdot ENC_{s1}^2}} = \frac{\frac{C_1 V_{1max}}{A_c}}{\sqrt{\rho \cdot \frac{A_{iwp} \eta_p}{A_c^2} 4kTC_1}} = \frac{V_{1max} \sqrt{C_1}}{\sqrt{4kT\rho \cdot A_{iwp} \eta_p}}$$

- DR is proportional to $V_{1max} \rightarrow$ use rail-to-rail
- DR does not depend on the peaking time τ_{p} or resistor R_{1}
- **p** is a **key design parameter** (which defines C₁ and A_c for a given Q_{max})

 $Q_{max} = \frac{C_1 V_{1max}}{A_2}$

The dynamic range can be increased (i.e. A_c decreased) at the expense of the ENC.

Values of ρ **lower than 1.1** (ENC dominated by ENC_{s1}) would **not benefit much the DR but would further limit the resolution** by increasing the total ENC (ρ cannot be lower than 1).

Values of ρ higher than 30 (ENC dominated by ENC_{ca}) would not benefit much the ENC but would further limit the DR.

A convenient choice is $\rho \approx 5.76$ where <u>ENC_{s1}</u> <u>contributes to the rms at 10%</u> (ENC_{s1}/ENC_{ca} ≈ 0.46).

Example: CMOS 130nm (1.2V), 1.8pF, → DR ~ 6,000

Can we **decrease** $\eta_p = \tau_p / R_1 C_1$?



Scaling R with mirrors



Noise contribution from R: $S_{nR} = \frac{4kT}{\lambda R_{eq}}$ Noise contribution from M_F (imposing linearity with $g_{mR}R >> 1$): $S_{nMF} = 2qI_F = \frac{2qI_R}{\lambda} >> \frac{2qnV_T}{R\lambda} = \frac{2kT}{R_{eq}}$ Signal through active components affect linearity and introduce non-stationary noise S/N~V(N_eA_c) BROCKHAVEN

Delayed Dissipative Feedback (DDF)



higher analog dynamic range

Applies also to the other stages of the shaper see G. De Geronimo and S. Li, TNS 58, Oct. 2011

$$\mathsf{DR}_{\mathsf{a}} = \frac{\mathsf{Q}_{\mathsf{max}}}{\sqrt{\mathsf{ENC}_{\mathsf{CA}}^2 + \mathsf{ENC}_{\mathsf{S}}^2}}$$



Delayed Dissipative Feedback (DDF)



Summary

- I. Input MOSFET optimization
 - model and operation in moderate inversion
 - low-frequency noise and 1/f equivalent
 - resolution vs technology
- II. Amplifier design
 - rules of thumb for gain and bandwidth
 - dealing with secondary noise sources
 - advanced cascoding
- III. Charge amplification
 - charge gain and adaptive continuous reset
- IV. Filter design
 - impact on analog dynamic range
 - optimization : area and voltage
 - delayed dissipative feedback (DDF)

Backup slides





ENC (τ_{P}) coefficients for most common filters

R = real coincident poles, C = complex-conjugate poles, U = unipolar, B = bipolar G. De Geronimo et al., IEEE TNS 52 (2005) BROOKHAVEN

FET parasitic resistances

Consider the four parasitic resistors R_{GG} , R_{BB} , R_{SS} , and R_{DD} , each contributing with thermal noise. These parasitic resistors come mainly from the physical layout. Assume that the resistor values are low enough to have no impact on the signal response. Assume for simplicity a low impedance at the drain.



which can be obtained in the layout by increasing the Source diffusion size, its number of contacts, and the width of the interconnection.



FET parasitic resistances

The gate and bulk parasitic resistors require more attention.

Let's consider first the contribution from \mathbf{R}_{GG} .

Interconnect resistance With arguments similar to the base ∽~~ -~~ -WV---₩ ∽₩∿ spreading resistance in the BJT, the relative contribution from R_{GG} S S can be approximated as: 0 0 0 0 u u а п Gate $4kTR_{GG}g_m^2\gamma_{GG}^2\lambda \Leftrightarrow 4kTg_m$ Contacts $\gamma_{\rm GG} = \frac{\rm C_S}{\rm C_S + \rm C_G}$ $\lambda \approx \begin{cases} 1/3 & \text{single side gate contact} \\ 1/12 & \text{dual side gate contact} \end{cases}$

The R_{GG} contribution can be made negligible if

$$R_{GG} << \frac{1}{g_m \gamma_{GG}^2 \lambda}$$

which can be obtained in the layout by **increasing the number of fingers**. Note: the interconnect resistance can be made negligible with contacts and metals.

Ref: R. P. Jindal, "Compact noise model s for MOSFETs", IEEE TED 53, pp. 2051-2061, 2006



Jate resistance

FET parasitic resistances

 $R_{BB} << \frac{g_m}{g_{mB}^2} = \frac{1}{g_m (n-1)^2}$

Finally let's consider the contribution from R_{BB} .

This contribution can be non negligible, especially in technologies that use epitaxial layer, which is characterized by a resistivity higher than the substrate. The relative contribution from R_{BB} can be approximated as:

$$4kTR_{BB}g_{mB}^{2} \Leftrightarrow 4kTg_{m}$$

and it can be made negligible if

which can be partially obtained by minimizing the distance between the channel and the guard ring diffusion:

- making the layout more rectangular than square by **increasing the number of fingers**;
- **extending the guard ring diffusion** as close as possible to the channel

Note: the limit in the number of fingers is set by the real estate and parasitic capacitances at the gate and drain

Example of layout





BROOKHAVEN