



- //////



a self-triggered front-end ASIC for ATLAS upgrades

<u>Gianluigi De Geronimo</u>, Alessio D'Andragora, Jack Fried, Shaorui Li, Neena Nambiar, Emerson Vernon, Jessica Metcalfe, and Venetios Polychronakos Brookhaven National Laboratory

November 2013

Outline

• Microelectronics (ASICs) at BNL

- VMM1
 - motivation
 - architecture
 - circuits
 - results
- VMM2
 - architecture
 - circuits



Microelectronics at BNL

15 years of ASIC design for a broad range of applications

STAR	Bipolar Junction Transistor front-end for silicon vertex tracker		
PHENIX	Front-end and flash ADC for time expansion chamber		
ATLAS	Cathode strip chamber, <u>LAr</u> calorimeter upgrade (<u>SiGe</u>), <u>muon upgrade</u>		
LEGS	Gas Electron Multiplier TPC for laser electron gamma source experiments		
μΒοοΝΕ	Front-end cryogenic ASIC for LAr TPC		
LBNE	Front-end and mixed signal cryogenic ASICs for LAr TPC		
NNS.	ASICs for high-resolution Gamma spectrometers		
NSLS	Si detectors EXAFS and powder diffraction, High-resolution X-ray spectroscopy (MAIA),		
	ASIC for high spatial resolution spectroscopy and photon counting		
NASA	Silicon Drift Detector based X-ray Spectrometer for elemental mapping		
SLAC	High-voltage matrix switching ASIC, front-end ASIC		
SNS	³ He detector for neutron imaging	LBL	Ge Gamma spectrometers
NRL	Compton imager	WUSL	Hard X-ray missions
OXI	DRIFT Dark Matter	LLNL	Si-sci Gamma spectrometer
NATL SEC.	3D position sensitive detector (U.Mich, D	oD, DHS)	, co-planar grid detector (LANL, DoD)
MEDICAL	Micro-PET for <u>RatCAP</u> , PET-MRI and wrist scanner, <u>CZT</u> -based PET, portable gamma camera, prostate cancer imager (<u>NNS ProxyScan</u>), eye-plaque dosimeter (<u>CMRP</u>)		
CRADAs	eV-Products (CZT), Digirad (Si-sci Medical)), Photon	Imaging (Si), Symbol Tech. (Wireless), RMD (S

over 20 designs and 40 revisions

i-sci)

Circuits

- Low-noise, low-power charge amplifiers
 - gas, liquid, solid state detectors
 - capacitances from 10 fF to 10 nF
- Switched and continuous adaptive reset
- High-order filters, stabilizers, drivers
 - peak time / gain adjustment
- Single- and multi-level discriminators
- Peak and time detectors, derandomizers
- Analog memories and multiplexers
- Counters and digital memories
- Configuration registers
- ESD protections
- Calibration pulse generators
- Analog-to-digital converters
- Digital-to-analog converters
- Precision band-gap references
- Temperature sensors
- Readout control logic
- Low-voltage differential signaling
- Current-mode analog and digital interface



ASIC for 3D Position Sensitive Detectors

- 128 channels
- 2 mW/channel • 13 x 10 mm²
 - 300,000 transistors
- CMOS 250 nm · 2009
- complexity increases by the year

Discriminator Circuit







enable, rmode, reset, SHD, ToT, TtP, ADCs

Progress in ASICs



ASIC for ATLAS Muon Spectrometer Upgrade



New Small Wheels

- TGC (Thin Gap Chamber)
- MICROMEGAS (MICROMEsh GAseous Structure)
- > 2M channels

Front-end ASIC

- 10-200 pF
- 2 pC @ < 1 fC rms
- 100 ns @ < 1ns rms





- dual polarity, adj. gain (0.5-9 mV/fC), adj. peaktime (25-200 ns), DDF shaper
- discriminator with <u>sub-hysteresis</u> and neighboring (channel and chip)
- address of first event in real time at dedicated output (ART)
- direct timing outputs: time-over-threshold or time-to-peak
- peak detector, time detector
- multiplexing with sparse readout and smart token passing (channel and chip)
- threshold & pulse generator, analog monitor, mask, temperature sensor, 600mV BGR, 600mV LVDS

BROOKHAVEN

power 4.5 mW/ch, size 6 x 8.4 mm², process IBM CMOS 130nm 1.2V, test structures

Dual-Polarity Charge Amplifier



ESD protection – *beware of leakage*

Front-End Voltage Amplifier



Delayed Dissipative Feedback (DDF)



higher analog dynamic range

Applies also to the other stages of the shaper see G. De Geronimo and S. Li, TNS 58, Oct. 2011

$$DR_{a} = \frac{Q_{max}}{\sqrt{ENC_{CA}^{2} + ENC_{S}^{2}}}$$

Sub-Hysteresis Discrimination



Positive feedback

- high speed at low V_{i+}-V_{i-}
- hysteresis set NMOS ratio sets minimum detectable

Sub-hysteresis

- 1 set window lower
- 2 raise window after trigger *switch NMOS ratio* hold until triggers back



- limit reduced to overlap
- no action on input or threshold signals



Multi-Phase Peak Detector



• peak

- timing at peak
- analog memory
- offsets cancel
- high drive

Resolution Measurements

charge resolution

timing resolution



- charge resolution ENC < 5,000 e⁻ at 25 ns, 200 pF
- analog dynamic range Q_{max} / ENC > 12,000 → DDF
- timing resolution < 1 ns (at peak-detect) $\sigma_{t} \approx \frac{\text{ENC }\tau_{p}}{\sigma_{t}}$

G. De Geronimo, in "Medical Imaging" by Iniewski

BROOKHAVEN

≈ 0.3-0.8

Peak Measurements

Peak vs charge

Linearity error





discriminating few mV

from baseline, in <u>sub-hysteresis</u> mode

linearity error < 1% full 1V swing

Architecture of VMM2



TGC: 64 outputs, 6-bit ADC 25ns with serialized output

Clock-Less ADC



Current-Output Peak Detector (COPD)







- amplitude data *D5-D0* shifted at each clock edge
- 160 MHz readout

COPD, 6b-ADC, Serialization - Simulation



• programmable conversion time (3-bit, 1 to 8 clocks from peak found)

- programmable serialization (single or dual edge clock)
- programmable baseline subtraction (3-bit)

Architecture of VMM2



TGC: 64 outputs, PtT, 6-bit ADC 25ns with serialized output
ART (Address in Real Time): serialized flag and address

ART (Address in Real Time)



- flag and address serialized
- address data optionally D5-D0 shifted at each clock edge
- 160 MHz readout

Architecture of VMM2



- TGC: 64 outputs, PtT, 6-bit ADC 25ns with serialized output
- ART: serialized flag and address
- <u>10-bit ADC 250ns for amplitude, 8-bit ADC 125ns for timing, FIFO</u>
- <u>12-bit Gray-code counter for BC timestamp</u>
- <u>Serialized 2-bit DATA output with dedicated sync, 160 MHz clock</u>

10-bit ADC



Conclusions

• VMM is an ASIC family for the ATLAS muon spectrometer small wheel upgrade

• VMM1 has been developed and tested at BNL and CERN, with results in agreement with the design - some issues with charge amplifier rise time, ESD protection leakage, digital pick-up

• VMM2 (in progress) will integrate a number of improvements (ADCs, FIFO) for simultaneous measurement and readout

Acknowledgment

Ken A. Johns and Sarah L. Jones (University of Arizona, USA) Georgie lakovidis (BNL, USA and NTU Athens, Grece), Nachman Lupu (Technion Haifa, Israel) Howard Gordon and Craig Woody (BNL, USA) ATLAS Collaboration, CERN (Alessandro Marchioro)





Noise measurements

NMOS

PMOS



Equivalent 1/f (K_{feq}) : equal value at twice the white component

G. De Geronimo, NSS-MIC 2012