Development of Front-End and Data Transmission Integrated Circuits for Nuclear and HEP Experiments



INFN

Development of Front-End and Data Transmission Integrated Circuits for Nuclear and HEP Experiments


by Özgür Çobanoğlu

B.Sc. (İstanbul Üniversitesi, Physics Department) 2001 M.Sc. (İstanbul Üniversitesi, Nuclear Physics Department) 2003

Adviser : Angelo Rivetti, Ph.D., VISI Laboratory, INFN of Turia Co-Adviser : Alberto Aloiniz, Ph.D., University of Naples "Federico II", Physics Department

A thesis presented for the degree of

Doctor of Philosophy






VLSI Research Group Department of Experimental Physics University of Turin Italy November 2007

My background studies

- Graduated from a special profession-oriented high school for **Marin Communication and Ship Electronics** during which I studied discrete electronics for general purpose communication device fixing.
- Graduated from Istanbul University (IU), Nuclear Physics Department, Türkiye. Studied experimental nuclear physics and developed off-line physics analysis software.
- Worked on gamma spectrometers <u>AFRODITE</u> in south Africa and <u>GAMMASPHERE</u> at YALE, US, in the name of IU; developed software for every level of off-line spectroscopic analysis during my MSc at IU.
- Worked for ALICE at CERN and developed MOOD (Monitor Of On-line Data and Detector Debugger) software for IU.
- Worked for COMPASS (CERN) and contributed to the development of the FE ASIC, the CMAD, for RICH-I detector system within the VLSI group at Turin University.
- Worked for S-LHC (CERN) and contributed to the development of CP-PLL based serializer for the GBT13 transceiver within the VLSI group at Turin University.



Content


Developments I contributed to will be presented chronologically during my PhD with the emphasis of what is really produced and what publications they led.

Development


 The CMAD, a full custom front-end ASIC for the upgrade of the COMPASS RICH-I detector system @ CERN-SPS (complete)

Publications

- IEEE Conference records [x3]
- ✤ Full NIM paper (in progress) [x1]



Coarse loop



Development Target CP-PLL based 4.8 Gb/s serializer and burst-mode capable Clock and Data Recovery (CDR) chip of Giga Bit Transceiver (GBT) for S-LHC @ CERN (in progress) Target Publications IEEE Conference records (in progress) [x1] IEEE Full paper [?]



introl voltage

Outline

Overview

- Physics Interest
- Introduction
- Project Framework
- ASIC Design
 - Channel Architecture
 - Building Blocks
 - CSA, Shaper, BLH
 - 10-Bits D/A, LDO, band-gap
 - Simulations
- Measurements
- Conclusion

Physics Interest



- Primakoff Reactions
 - EM effects on quarks
- Production and extraction of:
 - Glue-Ball spectroscopy
 - Exotic states and exotic quantum numbers
 - Hexa/Penta/Tetra-Quarks
- Charmed and doubly charmed hadrons

	Muon Program	Hadron Program
Particles	μ^+	π, k, p
Energy (GeV/c)	60 - 160	100-300
Intensity (particle/spill)	$2 \cdot 10^8$	10^{8}
Beam size on targets (RMS in cm)	0.8	0.3 - 0.5


Ph.D. Defense, 29 November 2007 - Özgür Çobanoğlu, Turin / Italy

or

program

hadron

 Ω_{ccc}^{++}



Ph.D. Defense, 29 November 2007 - Özgür Çobanoğlu, Turin / Italy

RICH-I Upgrade

- Previous ASIC developed for CMS, *adopted* for COMPASS RICH-I
 - FE stage *not optimized*, un-necessary high gain
 - Noisy operation
 - *Low threshold* values can not be set
 - Low channel *performance*
 - More *flexibility* needed
- Channel thresholds *externally* and *globally* set
 - Less room for *channel equalization*
 - Need for *external circuitry* for reference generation
- Channel processing speed of **5MHz/Ch** must be sustained
 - Required by the new fast *MPT*s
- Higher radiation tolerance
 - Technology change from 0.8µm BiCMOS to **0.35µm CMOS**

Project Framework

- Development of a new *fast binary read-out ASIC* for COMPASS at CERN
- Chip designed to replace an older ASIC (*the MAD-4*) for the *RICH-I upgrade*
- User requirements :
 - Preserve the *compatibility* with the existing read-out
 - Reduced gain for *MPT read-out*
 - Threshold/Baseline adjustable *independently* channel by channel
 - Hit rate > 5 MHz/Channel
 - Power consumption < 30 mW/Channel
- From 0.8μm BiCMOS to 0.35μm CMOS


Technology	$0.35~\mu m$	
Number of Channels	8/Chip	
Preamplifier Gain Range	0.4-1.2 and 1.6-4.8 mV/fC	
Preamplifier Gain Resolution	$0.1 \ mV/fC$	
Peaking Time	$10 \ ns$	
Hit Rate	>5~MHz/Ch	
Chip Size	$4.7 x 3.2 mm^2$	
Power (w/ LVDS Drivers)	26 mW	

Specifications of The CMAD


Ph.D. Defense, 29 November 2007 - Özgür Çobanoğlu, Turin / Italy

Channel Architecture


- Variable gain at Charge Sensitive Amplifier (CSA) stage by means of adjustable Cf and Rf
- Rail-to-rail output Shaper (SH)
- Continuous-time Base Line Holder (BLH) with **Slew Rate Limiter (SLR)**




Blocks 10-Bits D/A Converter and LDO




- Iref biases the circuit and is provided by an LDO (Low Drop Out regulator)
- LDO is referenced by a conventional on-chip band-gap reference voltage source







Repeated Bit Slice Dummy Vout

Blocks















• Figure shows the measurement result and linear fit on the top and the residual on the bottom plot. Residual is less then **2%**.








Figure : Threshold scan test results, left figure shows the expected plateau, the middle figure shows the same distribution with a threshold very close to baseline (the peak is due to noise) and no input signal, and the right figure shows the results from the same measurement performed with PMTs and LEDs imitating Cerenkov radiation; there is not cut-signal-region, since the input signal was larger than the largest threshold value settable.



Off-set between the **8** channels of the CMAD before and after channel equalization







Ph.D. Defense, 29 November 2007 - Özgür Çobanoğlu, Turin / Italy

Efficiency

 Figure shows measurement results of the MAD-4, the CMAD w/o SRL and the CMAD w/ SRL






Ph.D. Defense, 29 November 2007 - Özgür Çobanoğlu, Turin / Italy

Conclusion

A new 8 channel, full-custom ASIC, named the CMAD, designed for the readout of the **RICH-I** detector system of the **COMPASS** experiment at **CERN** is presented.

- In CMAD, threshold and baseline of each channel can be adjusted *independent* from the other channels.
- Thanks to low noise preamplifier, lower thresholds can be set ٠ individually to improve front-end performance with a peaking time of 10 ns.
- Adjustable gain preamplifier from 0.4 1.2 mV/fC and 1.6 ٠ 4.8 mV/fC with steps of 0.1 and 0.4 mV/fC. respectively.
- The new design provides a *higher speed* of more than 5 MHz/Ch with a power consumption of 26 mW/Ch.
- Noise level of **1200 e⁻ @ 10pF** input capacitance ٠

Layout (including the pad ring) size of **4.8x3.1mm**² ٠



Ph.D. Defense, 29 November 2007 - Özgür Çobanoğlu, Turin / Italy

Content


Developments I contributed to will be presented chronologically during my PhD with the emphasis of what is really produced and what publications they led.

Development

 The CMAD, a full custom front-end ASIC for the upgrade of the COMPASS RICH-I detector system @ CERN-SPS (complete)

Publications

- ✤ IEEE Conference records [x3]
- ✤ Full NIM paper (in progress) [x1]






Development Target


→ CP-PLL based serializer at 4.8Gb/s and burst-mode capable Clock and Data Recovery (CDR) chip of Giga Bit Transceiver (GBT) for S-LHC @ CERN (in progress)

Target Publications

- IEEE Conference records (in progress) [x1]
- ✤ IEEE Full paper [?]








LHC Upgrade (1/2)

- → 3 concurrent communication systems in HEP
 - **SC** Slow Control
 - *TTC* Timing Trigger and Control
 - **DAQ** Data AcQuisition
- → LHC Upgrade:
 - *Electro-weak* physics, *Higgs* physics, *SUSY*, *Extra dimensions*, Strongly coupled *vector bosons* (if no Higgs)
 - Half the bunch crossing interval (*12.5ns*)
 - Higher Luminosity Detector Upgrades
 - Higher Energy R&D needed for magnets (>9T field)
- → GBT is proposed to be a 3-in-1 communication system replacing SC, TTC and DAQ together
 - *Higher* data rate @ SLHC
 - *More* error prone @ SLHC
 - Replacement needed due to *rad-defects*
 - Lower maintenance *cost*
 - Increased *robustness*



CNGS: Cern Neutrinos to Gran Sasso


In any case

LHC Upgrade (2/2)

- 1. Transmission of a *single trigger type*,
- 2. Several bunch crossing periods are required to transmit broadcast commands and slow control data,
- **3.** The system is *unidirectional*. This required the late addition of an I2C network in order to control the TTCrx, necessitating the presence of an *additional control path*,
- **4.** Although broadcast commands and slow control data are protected by *error correction codes*, the trigger data are not,
- **5.** If not synchronized with the TTC signal source, the TTCrx generates a *random clock frequency*. This is undesirable for purposes of system development and testing.





Transceiver GBT




Serializer


- CP-PLL based
- 4.8 Gbit/s output speed
- 40 MHz LHC clock as the reference for the CP-PLL
- Using only rising edges of clocks (no duty-cycle induced jitter)
- No MUX, 4 switches instead
- Triple redundant against SEU
- Output re-timer







Feed-Back System Behavior



Ph.D. Defense, 29 November 2007 - Özgür Çobanoğlu, Turin / Italy

G(s) ____

Κf

Filter

%N

Kn

H(s)

0.2

0.3

0.4

0.5

0.6

0.7

7.0

ω_nt

8.0 9.0

10 11

12

27

13 14

2.0

Ko

VCO

 θ o(s)


_ fo

Cores #1 (CaPPeLLo: C/C++ and Octave m-files)

Core calculator function

ile	Edit	<u>S</u> earch	Preferences	Shell	Macro	<u>W</u> indows	<u>H</u> elp
07		exit	(1):				
08		}					
09	}						
	turn 0	5					
11 } 12							
13 //							
14 inf	t Calo	ulate()	(
15			(2*PI*Wn*Wn*N)) :			
16		x=0.1*c1					
17	C3mi	n=0.02*c	í;				
18			miax)/2.0;				
19		(2*Ksi)/	Wn;				
20		w/c1;					
21 22	WZ=2	*PI*(1.0	/(R*C1));				
22	K= (K	oricpre)	/(2*PI*N); i*N)/(Ko*Icp);				
23			*(Ksi+1.0/(4.0				
25			Term=Icp*R;	, ((ST)))			
26			=Icp/(C3*Wi);				
27	if (Ř <= Rma	x) isRmax0k =	true:			
28	else	isRmax0	k = false;	,			
29			Wi*Tau) isStal	ble = tru	e;		
30			e = false ;				
31	retu	m 0;					
32 }							
33 34 //							
		ut() {					
36			Parameters :	AnAngA.			
37			n Mrad/s	(1 m m	· %f\n"	(float) (Wi/	1 086
38			n Grad/s			(float) (Wi*	

- CaPPeLLo.cxx is the code which corresponds to my hand calculations.
- Run CaPPeLLo for each parameter set to have the required loop parameters for evaluating the closed loop behavior within Octave



Octave m-file simulating the PLL for 16 parameter sets (beginning)

🗑 ср	pll_2.m	- /home/	oc/Documen	ts/PhD/	octave_v	workDir/		
File	Edit	<u>S</u> earch	<u>P</u> references	Shell	Ma <u>c</u> ro	<u>W</u> indows		<u>H</u> elp
2 # # # # # 3 # # # # # 5 # # # # # 9 # # # # 10 # # # # # 11 # # # # 11 # # # # 12 # # # 12 # # # 12 # # 22 c # # 22 c #	<pre># # OCTAV) # Loop] # varial # http:, # # # # # # # # # # # # # # # # # # #</pre>	sorigt i sorigt i	'я + 'я +	e closed ed by caper ifferent nogl, (************************************	l loop pa PPeLLo x : loop pa izgur. Cob ######### Kvoo - voo - voo	rameters of nd "oonditi rameter set anoglu@cern ################ # ++> Wo # # # # + + + # # # # # # # # # # # # # # # #	a CP-PLL. on" s. ch #################################	
30 32 33 34 34 35 35 35 37 38 36 39 40 17 42 43 44 44 45 46 5	if (cond CaPPel Vn : Ssi : Ssi : Sc : Stau : Stau : Stau : Stau : Stau : Stau : Stau : Ssi : Ssi : Sc : Ssi : S	dition == LLo -Kvco = 3.141533 = 120.0000 = 4.670000 = 219.9114 5.000000 = 147.7600 = 29342478 = 29342478	35.0e9 -N 120 Pec; 100; 140e-12; 16541; 1000000; 16; 116; 116; 100; 10; 1					

Octave m-file simulating the PLL for 16 parameter sets (end)

	cppll_2.m - /home/oc/Documents/PhD/octave_workDir/	
lelp	File Edit Search Preferences Shell Macro Windows	<u>H</u> elp
<u>telp</u>		Heip
6	<pre>316 317 num = [1 0 0]; 318 den = [1 (K) ((Ko*Iop)/(2*pi*N*C))]; 319 Tvo2out = tf(num, den, 0, "VCO_Noise", "PLL_output_Noise"); 320 bode(Tvoo2out, wrange); figure; 321 322 sysout(T) 323 damp(T) 324 325 pause</pre>	=
IN I	· ·	PM


16 Parameter sets to be considered


conditions_2.txt - /home/oc/Documents/PhD/octave_workDir/							
<u>F</u> ile	<u>E</u> dit <u>S</u> earch	<u>P</u> references	She <u>l</u> l Ma <u>c</u> r	o <u>W</u> indows	<u>H</u> elp		
10 21 32 43 54 55 76 87 98 109 1110 1211 1312 1413 1514 1515	CaPPelLo -Kw CaPPelLo -Kw CaPPelLo -Kw CaPPelLo -Kw CaPPelLo -Kw CaPPelLo -Kw CaPPelLo -Kw CaPPelLo -Kw CaPPelLo -Kw CaPPelLo -Kw	200 35.069 -N 200 35.069 -N	120 -wi 40.0e5 120 -wi 40.0e5	-Ksi 4.67 -Wn 200 -Ksi 4.67 -Wn 500	.0e3 -Icp 5.0e-6 .0e3 -Icp 5.0e-6 .0e3 -Icp 5.0e-6 0e3 -Icp 10.0e-6 .0e3 -Icp 10.0e-6 .0e3 -Icp 10.0e-6 .0e3 -Icp 10.0e-6 .0e3 -Icp 15.0e-6		

 Run the above m-file for 16 parameter sets to produce the *root loci*, and *bode* plots, *impulse* and *step* responses of the *transfer functions*


CP-PLL Stability Limits


Theory & Practice








in-
















Cores #2 (Octave m-files)

• Simulation results (one dimensional data files or vectors of instant period for locked state) are evaluated with the following m-files (high resolution images, zoom in) :




These are the m-files to calculate the *statistics*, plot the the *periods* of interest as a function of simulation time (also in *histogram* form) as seen below :





Transceiver GBT




Burst-CDR for GBT of S-LHC


Development Target


- Burst-Mode capable Gb/s class Clock and Data Recovery (CDR) chip of Giga Bit Transceiver (GBT) for S-LHC @ CERN
- My contributions is modeling, designing, implementing, and testing of burst-mode capability building block of the full CDR

- Packet based switching & routing
- Packets with different power & time delay, fluctuate dynamically
- Each package could have a header (preamble) to be used by the receiver for synchronization
- Payload is encoded (e.g. Manchester or Reed-Solomon) requiring a decoder




CDR Classification





2) Blind Oversampling Parallel samplers Phase detection logic Serial data stream Data selection Recovered data Sample storage Reference clock Bit boundary Multiple phase detection clock generator **Behaviorally CDRs are:** Continuous **vs** Burst • Closed vs Open Loop Filter **vs** Over-Sampling Delay Clock vs Data Digital **vs** Analog 5) FSM Based Finite State Machine (FSM) Input Combinational n+log_n Logic bits Output -out2 Logic for States



IPF

DAC

feed-back low-frequency jitter tracking

20-phase 800MHz VCO

Ph.D. Defense, 29 November 2007 - Özgür Çobanoğlu, Turin / Italy

n+log₂ bits

bits

T_b Delav

Simulation

Condition is met:

1.25 1.0 .75 S >

.25

Ś


1.2

1.0 .75


(ک ۲ .5 .25-

ຣ^{1.0[.] >}


10% MC worst-case frequency difference, thus a tolerance of 10 CIB in a random input data stream



Ph.D. Defense, 29 November 2007 - Özgür Çobanoğlu, Turin / Italy



- Effect of pre-fabrication steps, such as chip filling
- Accuracy of the models: the **cross-section** of low and high frequency models of the transistors
- Issues relating to the measurement system itself



Conclusion (2/2)

- The Project
 - Early stages
 - Needs Multiple Prototypes
 - Currently Complete Sub-Blocks or Test Structures on Shared Dies
- CP-PLL based Serializer
 - Full Transistor Level Implementation Done
 - 130nm, CMOS
 - CP-PLL Loop **Parametrization** and Evaluation with CaPPeLLo
- Burst-Mode CDR
 - Currently no decision on architecture by the collaboration
 - I used two adopted architectures: CP-PLL Based Gated-VCO
 - Currently not full speed, needs engineering

Thank you.

Ph.D. Defense, Nov. 2007 - Özgür Çobanoğlu, Turin / Italy


41

Introduction (1/2)


HEP path is :


- ...to accelerate particles through particle accelerators,
- *…to collide them at high energies within large detector systems,*
- *…to detect the interactions of the particles in the form of "events",*
- ...to store huge amount of data (Peta Byte per year),
- ...to process this data and analyze physics events,
- ...to understand the physics of sub-atomic world.







Back-up Pages
































Blocks FE Operation







Blocks Current Sink (2/2)

- Identical *multi-channel* architecture requiring identical biasing channels
- Rely on *matching* between :
 - Transistors or

OpAmp

10

R2

Та

100u/8U

• Resistors

LDO

Ref.

LDO

Ref.

 MC showed : rely on transistor matching


10


Та

11

R2 1K66 < Tb

Gnd





Verification (Octave m-files)

- Verify transfer functions of the *loop*, the *reference jitter* to output and the VCO jitter to output
- Jitter peaking (JP) is important

8e-1

7e-11

6e-1

[s] Lati [peonportul] 3e-11 3e-11 2e-11

1e-11

-1e-11

40000

35000

30000

Count/bin 5000

15000

10000

5000

-1e-11


100000

200000

1e-1**1**

2e - 11

700000



Blocks Comparator

