

Development of Front-End and Data Transmission Integrated Circuits for Nuclear and HEP Experiments



**Özgür
Çobanoğlu**

**Univ. & INFN
of Turin/Italy**



Development of Front-End and
Data Transmission Integrated
Circuits for Nuclear and HEP
Experiments

by Özgür Çobanoğlu

B.Sc. (Istanbul Üniversitesi, Physics Department) 2001

M.Sc. (Istanbul Üniversitesi, Nuclear Physics Department) 2003

Adviser : Angelo Rivetti, Ph.D., VLSI Laboratory, INFN of Turin

Co-Adviser : Alberto Aloisio, Ph.D., University of Naples "Federico II", Physics
Department

A thesis presented for the degree of

Doctor of Philosophy

in

VLSI Microelectronics for Experimental Physics




VLSI Research Group
Department of Experimental Physics
University of Turin
Italy

November 2007




My background studies

- Graduated from a special profession-oriented high school for **Marin Communication and Ship Electronics** during which I studied discrete electronics for general purpose communication device fixing.
- Graduated from **Istanbul University (IU), Nuclear Physics Department, Türkiye**. Studied *experimental nuclear physics* and developed *off-line physics analysis software*.
- Worked on gamma spectrometers **AFRODITE** in south Africa and **GAMMASPHERE** at YALE, US, in the name of IU; developed software for every level of *off-line spectroscopic analysis* during my MSc at IU.
- Worked for **ALICE** at CERN and developed **MOOD** (Monitor Of On-line Data and Detector Debugger) software for IU.
- Worked for **COMPASS** (CERN) and contributed to the development of the **FE ASIC**, the **CMAD**, for RICH-I detector system within the VLSI group at Turin University.
- Worked for **S-LHC** (CERN) and contributed to the development of **CP-PLL based serializer** for the GBT13 transceiver within the VLSI group at Turin University.



Terminology

- The **Front-End** ASIC sees the signal of detection first, performs analog signal processing and pass the to data Read-Out system
- The **Read-Out** (RO) System “formats” this data
- The **Transceiver** (Tx/Rx within RO) delivers the data to DAQ



Content



Developments I contributed to will be presented chronologically during my PhD with the emphasis of what is really produced and what publications they led.

◆ Development

- The CMAD, a full custom front-end ASIC for the upgrade of the COMPASS RICH-I detector system @ CERN-SPS (**complete**)

◆ Publications

- IEEE Conference records [x3]
- Full NIM paper (*in progress*) [x1]





◆ Development Target

- CP-PLL based 4.8 Gb/s serializer and burst-mode capable Clock and Data Recovery (CDR) chip of Giga Bit Transceiver (GBT) for S-LHC @ CERN (*in progress*)


◆ Target Publications

- IEEE Conference records (*in progress*) [x1]
- IEEE Full paper [?]



Outline

- **Overview**
 - *Physics Interest*
 - *Introduction*
 - *Project Framework*
- **ASIC Design**
 - *Channel Architecture*
 - *Building Blocks*
 - *CSA, Shaper, BLH*
 - *10-Bits D/A, LDO, band-gap*
 - *Simulations*
- **Measurements**
- **Conclusion**



Physics Interest

- Spin content of nucleon:

$$\frac{1}{2} = \underbrace{\frac{1}{2}\Delta\Sigma}_{\sim 0.3} + \Delta G + L_q + L_g$$


Probe: Photon Gluon Fusion (PGF)

Method #1: Open Charm Production

Spin-dependent asymmetry for charm-muon production

Method #2: High- p_T events

Opposite azimuth jets preserving the quark flavor and the direction of hard process




muon program

- Primakoff Reactions

- EM effects on quarks

- Production and extraction of:




- Glue-Ball spectroscopy

- Exotic states and exotic quantum numbers

- Hexa/Penta/Tetra-Quarks

- Charmed and doubly charmed hadrons




hadron program


	Muon Program	Hadron Program
Particles	μ^+	π, k, p
Energy (GeV/c)	60 – 160	100-300
Intensity (particle/spill)	$2 \cdot 10^8$	10^8
Beam size on targets (RMS in cm)	0.8	0.3 - 0.5

Introduction


COMPASS Spectrometer




M2 Beam Line




On-Line Monitor




RICH Principle



Huygens Principle




RICH Principle



RICH-I Upgrade

- Previous ASIC developed for CMS, *adopted* for COMPASS RICH-I
 - FE stage *not optimized*, un-necessary high gain
 - *Noisy* operation
 - *Low threshold* values can not be set
 - Low channel *performance*
 - More *flexibility* needed
- Channel thresholds *externally* and *globally* set
 - Less room for *channel equalization*
 - Need for *external circuitry* for reference generation
- Channel processing speed of *5MHz/Ch* must be sustained
 - Required by the new fast *MPTs*
- *Higher radiation tolerance*
 - Technology change from $0.8\mu\text{m}$ BiCMOS to *$0.35\mu\text{m}$ CMOS*




Project Framework

- Development of a new **fast binary read-out ASIC** for COMPASS at CERN
- Chip designed to replace an older ASIC (**the MAD-4**) for the **RICH-I upgrade**
- User requirements :
 - Preserve the **compatibility** with the existing read-out
 - Reduced gain for **MPT read-out**
 - Threshold/Baseline adjustable **independently** channel by channel
 - Hit rate > **5 MHz/Channel**
 - Power consumption < **30 mW/Channel**
- From 0.8 μ m BiCMOS to **0.35 μ m CMOS**


Technology	0.35 μ m
Number of Channels	8/Chip
Preamplifier Gain Range	0.4-1.2 and 1.6-4.8 mV/fC
Preamplifier Gain Resolution	0.1 mV/fC
Peaking Time	10 ns
Hit Rate	>5 MHz/Ch
Chip Size	4.7x3.2 mm ²
Power (w/ LVDS Drivers)	26 mW

Specifications of The CMAD




Channel Architecture

- Variable gain at Charge Sensitive Amplifier (CSA) stage by means of **adjustable C_f and R_f**
- **Rail-to-rail** output Shaper (SH)
- Continuous-time Base Line Holder (BLH) with **Slew Rate Limiter (SLR)**




**Variable Gain
Charge Sensitive Amplifier**

*Resistive
Drive*





**Shaper and Base Line Holder
with Slew Rate Limiter**





Blocks

10-Bits D/A Converter and LDO



- **I_{ref}** biases the circuit and is provided by an **LDO** (Low Drop Out regulator)
- LDO is referenced by a conventional **on-chip band-gap** reference voltage source




Band-gap



LDO







10-Bits transistor-only D/A





Blocks

Current Sink

- Identical **multi-channel** architecture requiring identical biasing channels
- Rely on **matching** between :
 - Transistors or
 - Resistors
- MC showed : rely on transistor matching




Test Setup



C-MAD and test board




DREISAM Card

Optic fiber



Pre-amplifier output
Comparator output
Input signal


Variable Gain CSA Measurement Result




- **R_f and C_f** are adjusted accordingly to preserve the signal shape while changing the gain between **0.4 mV/fC** and **1.2 mV/fC** .
- **1.6 mV/fC** and **4.8 mV/fC** in **x4 mode**

Gain Linearity


Measurement Result



- Figure shows the measurement result and linear fit on the top and the residual on the bottom plot. Residual is less than **2%**.



Threshold Scan



- A standard technique in nuclear and HEP experimental systems
- Channel equalization

Measured LED Signal






Figure : Threshold scan test results, left figure shows the expected plateau, the middle figure shows the same distribution with a threshold very close to baseline (the peak is due to noise) and no input signal, and the right figure shows the results from the same measurement performed with PMTs and LEDs imitating Cerenkov radiation; there is not cut-signal-region, since the input signal was larger than the largest threshold value settable.



Equalization

- Off-set between the **8** channels of the CMAD before and after channel equalization



Efficiency


- Figure shows measurement results of **the MAD-4**, **the CMAD w/o SRL** and **the CMAD w/ SRL**





Conclusion

A **new 8 channel, full-custom ASIC**, named **the CMAD**, designed for the readout of the **RICH-I** detector system of the **COMPASS** experiment at **CERN** is presented.

- In CMAD, **threshold and baseline** of each channel can be adjusted **independent** from the other channels.
- Thanks to **low noise preamplifier**, lower thresholds can be set individually to improve front-end performance with a peaking time of **10 ns**.
- Adjustable gain preamplifier from **0.4 – 1.2 mV/fC** and **1.6 – 4.8 mV/fC** with steps of **0.1** and **0.4 mV/fC**, respectively.
- The new design provides a **higher speed** of more than **5 MHz/Ch** with a **power** consumption of **26 mW/Ch**.
- Noise level of **1200 e⁻ @ 10pF** input capacitance
- Layout (including the pad ring) size of **4.8x3.1mm²**



The CMAD, 4.8x3.1mm²



Content



Developments I contributed to will be presented chronologically during my PhD with the emphasis of what is really produced and what publications they led.

◆ Development

- The CMAD, a full custom front-end ASIC for the upgrade of the COMPASS RICH-I detector system @ CERN-SPS (**complete**)

◆ Publications

- IEEE Conference records [x3]
- Full NIM paper (*in progress*) [x1]




◆ Development Target

- CP-PLL based serializer at 4.8Gb/s and burst-mode capable Clock and Data Recovery (CDR) chip of Giga Bit Transceiver (GBT) for S-LHC @ CERN (*in progress*)


◆ Target Publications

- IEEE Conference records (*in progress*) [x1]
- IEEE Full paper [?]



Terminology





- The **Front-End** ASIC sees the signal of detection first
- The **Read-Out** (RO) System “formats” this signal
- The **Transceiver** (Tx/Rx within RO) delivers the data to DAQ



DAQ

On/Off-Line Analysis

Front-End ASIC




LHC Upgrade (1/2)

- 3 concurrent communication systems in HEP
 - **SC** – Slow Control
 - **TTC** – Timing Trigger and Control
 - **DAQ** – Data AcQuisition

- LHC Upgrade:
 - **Electro-weak** physics, **Higgs** physics, **SUSY**, **Extra dimensions**, Strongly coupled **vector bosons** (if no Higgs)
 - Half the bunch crossing interval (**12.5ns**)
 - **Higher Luminosity** – Detector Upgrades
 - Higher Energy – R&D needed for magnets (**>9T field**)


- GBT is proposed to be a 3-in-1 communication system replacing SC, TTC and DAQ together
 - **Higher** data rate @ SLHC
 - **More** error prone @ SLHC
 - **Replacement needed due to rad-defects**
 - **Lower maintenance cost**
 - **Increased robustness**

In any case




LHC Upgrade (2/2)

- **1.** Transmission of a *single trigger type*,
- **2.** *Several bunch crossing periods* are required to transmit broadcast commands and slow control data,
- **3.** The system is *unidirectional*. This required the late addition of an I2C network in order to control the TTCrx, necessitating the presence of an *additional control path*,
- **4.** Although broadcast commands and slow control data are protected by *error correction codes*, the trigger data are not,
- **5.** If not synchronized with the TTC signal source, the TTCrx generates a *random clock frequency*. This is undesirable for purposes of system development and testing.





GBT-13

Line Format





Transceiver GBT




Serializer

- CP-PLL based
- 4.8 Gbit/s output speed
- 40 MHz LHC clock as the reference for the CP-PLL
- Using only rising edges of clocks (no duty-cycle induced jitter)
- No MUX, 4 switches instead
- Triple redundant against SEU
- Output re-timer



$$T(s) = \frac{\omega_n^2(\tau s + 1)}{\frac{s^2}{N} + 2\xi s \frac{\omega_n}{N} + \frac{\omega_n^2}{N}}$$




$$K\tau < \frac{\omega_i\tau}{2\pi}$$


$$K_{\tau} = \left[\frac{\pi}{\omega_i \tau} \left(1 + \frac{\pi}{\omega_i \tau} \right) \right]^{-1}$$

$$T_{ref2out}(s) = \frac{2\xi\omega_n Ns + N\omega_n^2}{s^2 + 2\xi\omega_n s + \omega_n^2}$$






$$T_{vco2out}(s) = \frac{s^2}{s^2 + K_S + \frac{K_o I_p}{2\pi NC}}$$



$$\begin{aligned}\tau &= R_2 C \\ \omega_n &= \sqrt{\frac{K_o I_p}{2\pi C N}} \\ \xi &= \frac{\tau \omega_n}{2} \\ K &= \frac{K_o I_p R_2}{2\pi N} \\ \theta_s &= \frac{2\pi \Delta \omega}{K_o I_p R_s}\end{aligned}$$



Feed-Back System Behavior



Cores #1 (CaPPeLLO: C/C++ and Octave m-files)

Core calculator function

```
CaPPeLLO.cxx - /home/oc/Documents/PhD/HDL/veril...
File Edit Search Preferences Shell Macro Windows Help
107 exit(1);
108 }
109 }
110 return 0;
111 }
112 //
113 int Calculate() {
114     C1=(Ko*Iop)/(2*PI*Wn*N);
115     C3max=0.1*C1;
116     C3min=0.02*C1;
117     C3=(C3min+C3max)/2.0;
118     Tau=(2*Ksi)/Wn;
119     R=Tau/C1;
120     Wz=2*PI*(1.0/(R*C1));
121     K=(Ko*Iop*R)/(2*PI*N);
122     Rmax=(2*PI*Wn)/(Ko*Iop);
123     B1=((Wn/2.0)*(Ksi+1.0)/(4.0*Ksi));
124     proportionalTerm=Iop*R;
125     integralTerm=Iop/(C3*W1);
126     if (R <= Rmax) isRmaxOk = true;
127     else isRmaxOk = false;
128     if (K*Tau < W1*Tau) isStable = true;
129     else isStable = false;
130     return 0;
131 }
132 //
133 int output() {
134     printf("Loop Parameters : \n\n");
135     printf("W1 in Mrad/s : %f\n", (float)(W1/1.0));
136     printf("Wn in Grad/s : %f\n", (float)(W1*N*1.0));
137 }
138 }
```

- **CaPPeLLO.cxx** is the code which corresponds to my **hand calculations**.
- Run CaPPeLLO for each **parameter set** to have the required loop parameters for evaluating the **closed loop behavior** within **Octave**

Octave m-file simulating the PLL for 16 parameter sets (beginning)

```
cppll_2.m - /home/oc/Documents/PhD/octave_workDir/
File Edit Search Preferences Shell Macro Windows Help
1 #####
2 #
3 # OCTAVE script to evaluate the closed loop parameters of a CP-PLL. #
4 # Loop parameters are calculated by CaPPeLLO and "condition" #
5 # variable corresponds to 16 different loop parameter sets. #
6 # http://www.ph.unito.it/~cobanogl, ozgur.cobanoglu@cern.ch #
7 # #####
8 #
9 #
10 #
11 # Kp Iop Tau Kvco #
12 # Wi --> PFD --> CP --> LPF --> WCO --> Wo #
13 # | | | | | | | | | | | | | | | | | | | | | | #
14 # | | | | | | | | | | | | | | | | | | | | | | #
15 # | | | | | | | | | | | | | | | | | | | | | | #
16 # | | | | | | | | | | | | | | | | | | | | | | #
17 # | | | | | | | | | | | | | | | | | | | | | | #
18 # | | | | | | | | | | | | | | | | | | | | | | #
19 # | | | | | | | | | | | | | | | | | | | | | | #
20 # [System under consideration] #
21 #####
22 clear
23 #####
24 # Parameter set for CP-PLL by CaPPeLLO #
25 #####
26 #####
27 #####
28 condition = 4;
29 if (condition == 0)
30     # CaPPeLLO - Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 500.0e3 -Iop 5.0e-6
31     #
32     # 3.141593e5;
33     N = 120.000000;
34     Ksi = 4.670000;
35     Ko = 219.911484e3;
36     Iop = 5.000000e-6;
37     C = 147.760040e-12;
38     R = 20120.55641;
39     K = 29342478.000000;
40     Tau = 2.973014e-6;
41     KTau2 = 87.235606;
42     WITau2 = 747.200016;
43     endif
44
45 if (condition == 1)
46     # CaPPeLLO - Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 1000.0e3 -Iop 5.0e-6
47     #
48     # 6.283185e5;
49     N = 120.000000;
50     Ksi = 4.670000;
51     Ko = 219.911484e3;
52     Iop = 5.000000e-6;
53     C = 36.340010e-12;
54     R = 40241.13281;
55     K = 58684956.000000;
```

Octave m-file simulating the PLL for 16 parameter sets (end)

```
cppll_2.m - /home/oc/Documents/PhD/octave_workDir/
File Edit Search Preferences Shell Macro Windows Help
271 #####
272 # Enter the transfer function #
273 #####
274 #
275 num = [(R*C*Wn^2) (Wn^2)];
276 den = [(1/N) (2*Ksi*Wn/N) (Wn*Wn/N)];
277 T = tf(num, den, 0, "cLkLHC", "cLkPLL/N");
278 #
279 # See what you entered
280 sysout(T)
281
282 # Extract some parameters to cross check
283
284 damp(T)
285
286 # Do I have a manageable system (Terminology from Control Theory)
287
288 is_observable(T)
289 is_controllable(T)
290 is_stabilizable(T)
291 is_detectable(T)
292 is_stable(T)
293
294 #####
295 # Simulate the system #
296 #####
297
298 wrange = logspace(log10(0.1), log10(10^10), 100);
299 impulse(T, 1, 2*10^-6, 1000); figure;
300 step(T, 1, 2*10^-6, 1000); figure;
301 bode(T, wrange); figure;
302 rlocus(T, 0.001, 0.0, 1.0); figure;
303
304 #####
305 # Noise performance of the system #
306 #####
307
308 num = [(2*Ksi*Wn^N) (N*Wn^2)];
309 den = [1 (2*Ksi*Wn) (Wn^2)];
310 Trefzout = tf(num, den, 0, "LHC_Clock_Noise", "PLL_output_Noise");
311 bode(Trefzout, wrange); figure;
312
313 sysout(T)
314 damp(T)
315
316 num = [1 0 0];
317 den = [1 (K) ((Ko*Iop)/(2*pi*N*C))];
318 Tvcocout = tf(num, den, 0, "vco_Noise", "PLL_output_Noise");
319 bode(Tvcocout, wrange); figure;
320
321 sysout(T)
322 damp(T)
323
324 pause
325
```

16 Parameter sets to be considered


```
conditions_2.txt - /home/oc/Documents/PhD/octave_workDir/
File Edit Search Preferences Shell Macro Windows Help
1 0 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 500.0e3 -Iop 5.0e-6
2 1 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 1000.0e3 -Iop 5.0e-6
3 2 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 1500.0e3 -Iop 5.0e-6
4 3 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 2000.0e3 -Iop 5.0e-6
5 4 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 500.0e3 -Iop 10.0e-6
6 5 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 1000.0e3 -Iop 10.0e-6
7 6 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 1500.0e3 -Iop 10.0e-6
8 7 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 2000.0e3 -Iop 10.0e-6
9 8 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 500.0e3 -Iop 15.0e-6
10 9 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 1000.0e3 -Iop 15.0e-6
11 10 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 1500.0e3 -Iop 15.0e-6
12 11 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 2000.0e3 -Iop 15.0e-6
13 12 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 500.0e3 -Iop 20.0e-6
14 13 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 1000.0e3 -Iop 20.0e-6
15 14 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 1500.0e3 -Iop 20.0e-6
16 15 CaPPeLLO -Kvco 35.0e3 -N 120 -Wi 40.0e6 -Ksi 4.67 -Wn 2000.0e3 -Iop 20.0e-6
```

- Run the above m-file for 16 parameter sets to produce the **root loci**, and **bode** plots, **impulse** and **step** responses of the **transfer functions**







(high resolution images, zoom in)

CP-PLL Stability Limits


Theory & Practice



VCO




Test Bench (iVerilog (open), VerilogXL & VerilogA (Cadence))



Corners



Table 5.3: Technology process corners used for parameter extraction.

Index	Corner	T [C°]	Vdd [V]	Abbreviation
0	1	125	1.08	1_125_108
1	1	25	1.2	1_25_120
2	1	-20	1.32	1_-20_132
3	2	125	1.08	2_125_108
4	2	25	1.2	2_25_120
5	2	-20	1.32	2_-20_132
6	3	125	1.08	3_125_108
7	3	25	1.2	3_25_120
8	3	-20	1.32	3_-20_132
9	4	125	1.08	4_125_108
10	4	25	1.2	4_25_120
11	4	-20	1.32	4_-20_132
12	5	125	1.08	5_125_108
13	5	25	1.2	5_25_120
14	5	-20	1.32	5_-20_132





Simulations (iVerilog (open), VerilogXL & VerilogA (Cadence))

- Very noisy VCO + very noisy reference
- Initially not locked
- Reference frequency step of 10% some time after locking
- Low bandwidth CP-PLL filters out the noise at the reference input (i.e. slow loop)
- Effect of damping factor for 0.3 and 1.0



- Red : Period of VCO+%N
- Black : Reference period with 200ps (p-p) jitter



(high resolution images, zoom in)

32

Cores #2 (Octave m-files)

- Simulation results (one dimensional data files or vectors of instant period for locked state) are evaluated with the following m-files (high resolution images, zoom in) :

```
periodMeter.m - /home/oc/Documents/PhD/HDL/VerilogA/Veril...
File Edit Search Preferences Shell Macro Windows Help
1 % produces plots for the output of the PLL
2
3 clear;
4
5 load out/periodMeter.dat;
6 offset = 100000;
7
8 T = Center = mean(periodMeter);
9 Sigma = std(periodMeter);
10 maxdT = max(abs(periodMeter-T))/T;
11
12 fprintf("Center = %.9g, 1/Center = %.9g\n", T, 1/T);
13 fprintf("Sigma_abs = %.9g, Sigma_rel = %.9g\n", Sigma, 100*Sigma/T);
14 fprintf("Max dT = %.9g\n", 100*maxdT);
15 fprintf("Absolute Jitter (aj) = %.9g\n", aj(periodMeter, Center, offset));
16 fprintf("Cycle-to-cycle Jitter (cc) = %.9g\n", cc(periodMeter, offset));
17
18
19 plot (periodMeter); figure;
20 hist (periodMeter, 200); figure;
21
22 pause;
```



```
cc.m - /home/oc/Documents/PhD/HDL/VerilogA/Veril...
File Edit Search Preferences Shell Macro Windows Help
1 % returns the cycle-to-cycle jitter of the vector
2
3 function retval = cc(vector, offset)
4     retval = 0;
5     if (nargin != 2)
6         usage ("cc (vector, offset)");
7     endif
8     if (isvector (vector))
9         length = length(vector);
10        i = offset;
11        sum = 0;
12        while(i<length)
13            difference = vector(i+1) - vector(i);
14            sum = sum + difference * difference;
15            i = i + 1;
16        endwhile
17        retval = sqrt(sum)/length;
18    else
19        error ("ERROR : cc : Expecting a vector argument !..");
20    endif
21 endfunction
```

```
aj.m - /home/oc/Documents/PhD/HDL/VerilogA/Veril...
File Edit Search Preferences Shell Macro Windows Help
1 % returns the absolute jitter of the vector
2
3 function retval = aj(vector, average, offset)
4     retval = 0;
5     if (nargin != 3)
6         usage ("aj (vector, average, offset)");
7     endif
8     if (isvector (vector))
9         length = length(vector);
10        i = offset;
11        sum = 0;
12        while(i<length)
13            product = vector(i) - average;
14            sum = sum + product * product;
15            i = i + 1;
16        endwhile
17        retval = sqrt(sum)/length;
18    else
19        error ("ERROR : aj : Expecting a vector argument !..");
20    endif
21 endfunction
```

- These are the m-files to calculate the **statistics**, plot the the **periods** of interest as a function of simulation time (also in **histogram** form) as seen below :

Statistics :


Center = 2.08333538e-10
 1/Center = 4.79999528e+09
 Sigma_abs = 1.87044613e-13
 Sigma_rel = 0.0897813257%
 Max dT = 0.27241816%
 Absolute Jitter = 1.91269e-16
 Cycle-to-cycle Jitter = 2.70e-18





(high resolution images, zoom in)

GBT-13

Line Format



Transceiver GBT




Burst-CDR for GBT of S-LHC

◆ Development Target


- ➔ Burst-Mode capable Gb/s class Clock and Data Recovery (CDR) chip of Giga Bit Transceiver (GBT) for S-LHC @ CERN
- ➔ **My contributions** is modeling, designing, implementing, and testing of burst-mode capability building block of the full CDR

- Packet based switching & routing
- Packets with different power & time delay, fluctuate dynamically
- Each package could have a header (preamble) to be used by the receiver for synchronization
- Payload is encoded (e.g. Manchester or Reed-Solomon) requiring a decoder




CDR Classification

1) PLL- Based




2) Blind Oversampling



Behaviorally CDRs are:


- *Continuous vs Burst*
- *Closed vs Open Loop*
- *Filter vs Over-Sampling*
- *Delay Clock vs Data*
- *Digital vs Analog*

3) Gated VCO





4) DLL- Based


(b)Data- De-skew



5) FSM Based





6) Hybrid









Simulation

Condition is met:

10% MC worst-case frequency difference, thus a tolerance of 10 CIB in a random input data stream




Measurement (1/2)




- Effect of pre-fabrication steps, such as **chip filling**
- Accuracy of the models: the **cross-section** of low and high frequency models of the transistors
- Issues relating to the measurement system itself



Measurement (2/2)



Oscilloscope triggers




2nd rising edge



$$J_{VCO,C2C} = \sqrt{13.08^2 - 9.52^2} = 8.97 \text{ ps}$$


2nd 1st

Standard deviation
of cycle-to-cycle
jitter associated
with the VCO



Conclusion (2/2)

- **The Project**
 - Early stages
 - Needs Multiple Prototypes
 - Currently Complete Sub-Blocks or Test Structures on Shared Dies
- **CP-PLL based Serializer**
 - Full Transistor Level Implementation Done
 - 130nm, CMOS
 - CP-PLL Loop **Parametrization** and Evaluation with CaPPeLLO
- **Burst-Mode CDR**
 - Currently no decision on architecture by the collaboration
 - I used two adopted architectures: CP-PLL Based Gated-VCO
 - Currently not full speed, needs engineering





Thank you.

Introduction (1/2)

HEP path is :

- ...to accelerate particles through particle accelerators,
- ...to collide them at high energies within large detector systems,
- ...to detect the interactions of the particles in the form of “events”,
- ...to store **huge** amount of data (Peta Byte per year),
- ...to process this data and analyze **physics events**,
- ...to understand the **physics** of sub-atomic world.

Example :

COMPASS is an experiment at the **CERN SPS** designed to study the structure and spectroscopy of hadrons with diverse types of high intensity beams. One of the key components of the experimental apparatus is a Ring Imaging CHerenkov (**RICH**) detector, used to perform particle identification (**46 KChannel**).


Magnets
RICH
Tracking
HCAL
ECAL
Fe

Why full custom ASIC ?


- Heavily radioactive environment
- Time and spatial detection resolution
- Form factor limits
- In-existence of commercial solutions





CERN-SPS



Back-up Pages





1st Stage





Blocks

Shaper Core

2nd Stage (1/2)





Peaking time	10-20 ns
Linear output swing	2.9 V
Nonlinearity	1.5 %
Slew rate @10 pF load	500 V/ μ s
Noise @10 pF capacitance	1450 e ⁻
Power consumption	3.3mW




Blocks

Shaper Core

2nd Stage (2/2)








Peaking time	10-20 ns
Linear output swing	2.9 V
Nonlinearity	1.5 %
Slew rate @10 pF load	500 V/ μ s
Noise @10 pF capacitance	1450 e ⁻
Power consumption	3.3mW









Current Sink (2/2)

- Identical ***multi-channel*** architecture requiring identical biasing channels
- Rely on ***matching*** between :
 - Transistors *or*
 - Resistors
- MC showed : rely on transistor matching





Verification (Octave m-files)

- Verify transfer functions of the **loop**, the **reference jitter** to output and the **VCO jitter** to output
- Jitter peaking** (JP) is important



Blocks

Comparator



Implementation

Adopted CDR is a hybrid approach of:

- Gated-VCO, open-loop, burst-mode
- Filter-based, closed-loop, continuous-mode

